HU180141B - Method for functionally testing sequential networks - Google Patents

Method for functionally testing sequential networks Download PDF

Info

Publication number
HU180141B
HU180141B HU130180A HU130180A HU180141B HU 180141 B HU180141 B HU 180141B HU 130180 A HU130180 A HU 130180A HU 130180 A HU130180 A HU 130180A HU 180141 B HU180141 B HU 180141B
Authority
HU
Hungary
Prior art keywords
network
information
examined
control unit
bus
Prior art date
Application number
HU130180A
Other languages
English (en)
Hungarian (hu)
Inventor
Istvan Body
Gyula Estelyi
Ferenc Papp
Istvan Szemoek
Original Assignee
Elektronikus
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elektronikus filed Critical Elektronikus
Priority to HU130180A priority Critical patent/HU180141B/hu
Priority to DE19803043324 priority patent/DE3043324C2/de
Publication of HU180141B publication Critical patent/HU180141B/hu

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
HU130180A 1980-05-23 1980-05-23 Method for functionally testing sequential networks HU180141B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
HU130180A HU180141B (en) 1980-05-23 1980-05-23 Method for functionally testing sequential networks
DE19803043324 DE3043324C2 (de) 1980-05-23 1980-11-17 Verfahren zur funktionellen Prüfung von sequentiellen Netzen und Anordnung zur Durchführung des Verfahrens

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
HU130180A HU180141B (en) 1980-05-23 1980-05-23 Method for functionally testing sequential networks

Publications (1)

Publication Number Publication Date
HU180141B true HU180141B (en) 1983-02-28

Family

ID=10953781

Family Applications (1)

Application Number Title Priority Date Filing Date
HU130180A HU180141B (en) 1980-05-23 1980-05-23 Method for functionally testing sequential networks

Country Status (2)

Country Link
DE (1) DE3043324C2 (de)
HU (1) HU180141B (de)

Also Published As

Publication number Publication date
DE3043324A1 (de) 1981-12-03
DE3043324C2 (de) 1985-07-11

Similar Documents

Publication Publication Date Title
US5222068A (en) Processor circuit
US5720006A (en) Expert system inference circuit
JP2868213B2 (ja) 個別試験可能論理モジュールを有する論理回路
US4839812A (en) Method and system for testing internal combustion engine computerized control units
JPH01101652A (ja) Vlsiシステムの構成を確立するための方法および装置
JPH0396879A (ja) 集積回路装置のテスト方法及び該方法でテストするのに好適な集積回路装置
JP2941135B2 (ja) 疑似lsi装置及びそれを用いたデバッグ装置
US7149943B2 (en) System for flexible embedded Boundary Scan testing
US4174805A (en) Method and apparatus for transmitting data to a predefined destination bus
US5668819A (en) Mask control device for LSI tester
US5164665A (en) IC tester
US4720672A (en) Testability system
JPS62198937A (ja) 検査可能な電子装置
HU180141B (en) Method for functionally testing sequential networks
EP0556894A1 (de) Verfahren zum Testen einer integrierten Schaltung und eine integrierte Schaltung mit einer Vielzahl von Funktionskomponenten und Verbindungs- und Schalter-Testkomponenten in verbindenden Kanälen zwischen Funktionskomponenten
US4910678A (en) Failure memory device
JPH1164454A (ja) 半導体試験装置用同時測定制御回路
RU2199776C2 (ru) Способ поиска неисправного блока в динамической системе
US6463562B1 (en) Semiconductor device including macros and its testing method
JP2002041130A (ja) 自動検査装置
US5581565A (en) Measuring apparatus used for testing connections between at least two subassemblies
JPS59502036A (ja) 電気回路網のn個の端子の間の内部の相互接続構造の検査の方法及び装置
SU777873A1 (ru) Устройство проверки матриц коммутации
JPH0715427B2 (ja) 自動車用故障診断装置
GB2344184A (en) Testing integrated circuits

Legal Events

Date Code Title Description
HU90 Patent valid on 900628
HMM4 Cancellation of final prot. due to non-payment of fee