IL106139A - Using a state-of-the-art automaton to validate systems subject to delay constraints - Google Patents

Using a state-of-the-art automaton to validate systems subject to delay constraints

Info

Publication number
IL106139A
IL106139A IL10613993A IL10613993A IL106139A IL 106139 A IL106139 A IL 106139A IL 10613993 A IL10613993 A IL 10613993A IL 10613993 A IL10613993 A IL 10613993A IL 106139 A IL106139 A IL 106139A
Authority
IL
Israel
Prior art keywords
processes
test set
temporal property
given temporal
counter example
Prior art date
Application number
IL10613993A
Other languages
English (en)
Hebrew (he)
Other versions
IL106139A0 (en
Original Assignee
American Telephone & Telegraph
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone & Telegraph filed Critical American Telephone & Telegraph
Publication of IL106139A0 publication Critical patent/IL106139A0/xx
Publication of IL106139A publication Critical patent/IL106139A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Software Systems (AREA)
  • Debugging And Monitoring (AREA)
  • Devices For Executing Special Programs (AREA)
  • Machine Translation (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
IL10613993A 1992-06-29 1993-06-25 Using a state-of-the-art automaton to validate systems subject to delay constraints IL106139A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/906,082 US5483470A (en) 1990-03-06 1992-06-29 Timing verification by successive approximation

Publications (2)

Publication Number Publication Date
IL106139A0 IL106139A0 (en) 1993-10-20
IL106139A true IL106139A (en) 1996-09-12

Family

ID=25421899

Family Applications (1)

Application Number Title Priority Date Filing Date
IL10613993A IL106139A (en) 1992-06-29 1993-06-25 Using a state-of-the-art automaton to validate systems subject to delay constraints

Country Status (6)

Country Link
US (3) US5483470A (fr)
EP (1) EP0577298A3 (fr)
JP (1) JP2862764B2 (fr)
KR (1) KR940000961A (fr)
CA (1) CA2097230C (fr)
IL (1) IL106139A (fr)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6185516B1 (en) * 1990-03-06 2001-02-06 Lucent Technologies Inc. Automata-theoretic verification of systems
US5483470A (en) * 1990-03-06 1996-01-09 At&T Corp. Timing verification by successive approximation
DE69626964T2 (de) * 1996-05-06 2003-11-06 Siemens Ag Verfahren zur Steuerung eines Prozessablaufs nach von einem Rechner spezifizierten Verhalten
DE69626963T2 (de) * 1996-05-06 2003-11-13 Siemens Ag Verfahren zur Modellierung eines Prozessablaufs nach Zeitzwangsbedingungen
US5966516A (en) * 1996-05-17 1999-10-12 Lucent Technologies Inc. Apparatus for defining properties in finite-state machines
US6487676B1 (en) * 1996-07-19 2002-11-26 Telefonaktiebolaget Lm Ericsson (Publ) Validation of procedures
US5937181A (en) * 1997-03-31 1999-08-10 Lucent Technologies, Inc. Simulation of a process of a concurrent system
US5901073A (en) * 1997-06-06 1999-05-04 Lucent Technologies Inc. Method for detecting errors in models through restriction
US6295515B1 (en) * 1997-11-03 2001-09-25 Lucent Technologies Inc. Static partial order reduction
US6813702B1 (en) * 1998-06-29 2004-11-02 Hewlett-Packard Development Company, L.P. Methods and apparatus for generating effective test code for out of order super scalar microprocessors
US6624761B2 (en) * 1998-12-11 2003-09-23 Realtime Data, Llc Content independent data compression method and system
US6311293B1 (en) * 1998-12-14 2001-10-30 Lucent Technologies Inc. Detecting of model errors through simplification of model via state reachability analysis
US6601104B1 (en) 1999-03-11 2003-07-29 Realtime Data Llc System and methods for accelerated data storage and retrieval
US6604158B1 (en) * 1999-03-11 2003-08-05 Realtime Data, Llc System and methods for accelerated data storage and retrieval
DE19929166A1 (de) * 1999-06-25 2001-03-22 Tektronix Inc Verfahren zum Erlernen von Protokollregeln aus beobachteten Kommunikationsabläufen
US6587844B1 (en) * 2000-02-01 2003-07-01 At&T Corp. System and methods for optimizing networks of weighted unweighted directed graphs
US20030191876A1 (en) * 2000-02-03 2003-10-09 Fallon James J. Data storewidth accelerator
US20010047473A1 (en) * 2000-02-03 2001-11-29 Realtime Data, Llc Systems and methods for computer initialization
US6708143B1 (en) 2000-05-22 2004-03-16 Lucent Technologies Inc. Verification coverage method
US20050192789A1 (en) * 2000-06-30 2005-09-01 Jin Yang Methods for formal verification on a symbolic lattice domain
US6725431B1 (en) 2000-06-30 2004-04-20 Intel Corporation Lazy symbolic model checking
US7031896B1 (en) 2000-06-30 2006-04-18 Intel Corporation Methods for performing generalized trajectory evaluation
US6591400B1 (en) * 2000-09-29 2003-07-08 Intel Corporation Symbolic variable reduction
US6643827B1 (en) * 2000-09-30 2003-11-04 Intel Corporation Symbolic model checking with dynamic model pruning
US8692695B2 (en) * 2000-10-03 2014-04-08 Realtime Data, Llc Methods for encoding and decoding data
US9143546B2 (en) 2000-10-03 2015-09-22 Realtime Data Llc System and method for data feed acceleration and encryption
US7417568B2 (en) * 2000-10-03 2008-08-26 Realtime Data Llc System and method for data feed acceleration and encryption
US7386046B2 (en) 2001-02-13 2008-06-10 Realtime Data Llc Bandwidth sensitive data compression and decompression
US20030046583A1 (en) * 2001-08-30 2003-03-06 Honeywell International Inc. Automated configuration of security software suites
US6957178B2 (en) * 2001-10-29 2005-10-18 Honeywell International Inc. Incremental automata verification
US7136793B2 (en) * 2003-01-14 2006-11-14 Lockheed Martin Corporation System and method for modeling a propagation and containment process
US7065726B1 (en) * 2003-05-30 2006-06-20 Jasper Design Automation, Inc. System and method for guiding and optimizing formal verification for a circuit design
US6983435B2 (en) * 2003-06-19 2006-01-03 International Business Machines Corporation Integrated design verification and design simplification system
US20050010907A1 (en) * 2003-07-07 2005-01-13 Namjoshi Kedar Sharadchandra Method and apparatus for reducing a program size while maintaining branching time properties and automated checking of such reduced programs
GB0414742D0 (en) * 2004-07-01 2004-08-04 Hewlett Packard Development Co Method and system for test case generation
EP1621945B1 (fr) * 2004-07-30 2017-03-29 Siemens Aktiengesellschaft Garantie de la consistance de données dans un système d'automatisation
US20070005526A1 (en) * 2005-06-21 2007-01-04 Paul Whitney Scenario representation manipulation methods, scenario analysis devices, articles of manufacture, and data signals
US20060287910A1 (en) * 2005-06-21 2006-12-21 Kuchar Olga A Scenario analysis methods, scenario analysis devices, articles of manufacture, and data signals
US20080270213A1 (en) * 2007-04-24 2008-10-30 Athena Christodoulou Process risk estimation indication
US9123020B2 (en) * 2008-09-25 2015-09-01 International Business Machines Corporation Modeling, monitoring, and managing system dimensions for a service assurance system
US8407652B2 (en) 2010-12-20 2013-03-26 International Business Machines Corporation Task-based multi-process design synthesis
US8392866B2 (en) * 2010-12-20 2013-03-05 International Business Machines Corporation Task-based multi-process design synthesis with notification of transform signatures
US8341565B2 (en) 2010-12-20 2012-12-25 International Business Machines Corporation Task-based multi-process design synthesis with reproducible transforms
US20120246612A1 (en) * 2011-03-23 2012-09-27 Siemens Corporation System and method for verification and validation of redundancy software in plc systems
EP3265934A1 (fr) * 2015-03-05 2018-01-10 The MathWorks, Inc. Logique de durée basée sur des conditions

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4587625A (en) * 1983-07-05 1986-05-06 Motorola Inc. Processor for simulating digital structures
FR2643464B1 (fr) * 1989-02-17 1991-06-14 Thomson Csf Procede pour augmenter la cadence image d'un sonar et sonar pour la mise en oeuvre de ce procede
US5483470A (en) * 1990-03-06 1996-01-09 At&T Corp. Timing verification by successive approximation
US5163016A (en) * 1990-03-06 1992-11-10 At&T Bell Laboratories Analytical development and verification of control-intensive systems

Also Published As

Publication number Publication date
CA2097230A1 (fr) 1993-12-30
US5691925A (en) 1997-11-25
EP0577298A3 (en) 1994-09-21
JPH06119410A (ja) 1994-04-28
JP2862764B2 (ja) 1999-03-03
EP0577298A2 (fr) 1994-01-05
IL106139A0 (en) 1993-10-20
CA2097230C (fr) 1997-03-18
US5483470A (en) 1996-01-09
US5740084A (en) 1998-04-14
KR940000961A (ko) 1994-01-10

Similar Documents

Publication Publication Date Title
US5483470A (en) Timing verification by successive approximation
KR100237090B1 (ko) 제어 집중 시스템
Srivastava et al. Template-based program verification and program synthesis
Alur et al. Predicate abstraction for reachability analysis of hybrid systems
US7028279B2 (en) Circuit verification
Acharya et al. A lightweight approach to detect malicious/unexpected changes in the error rates of NISQ computers
US6990438B1 (en) Method and apparatus for observability-based code coverage
Benelallam et al. Efficient model partitioning for distributed model transformations
Seyoum et al. Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC
Touati et al. Testing language containment for ω-automata using BDDs
Ben-Amram et al. Complexity of Bradley-Manna-Sipma lexicographic ranking functions
Ramalingam et al. On the computational complexity of incremental algorithms
Falk et al. A rule-based quasi-static scheduling approach for static islands in dynamic dataflow graphs
Quinn et al. Runtime assignment of reconfigurable hardware components for image processing pipelines
Belluomini et al. Efficient timing analysis algorithms for timed state space exploration
JPH05101141A (ja) 高位合成装置
US7111274B1 (en) Scheduling hardware generated by high level language compilation to preserve functionality of source code design implementations
US7571403B2 (en) Circuit verification
Abdulla Regular model checking: Evolution and perspectives
Ushakova et al. Automation of formal verification of programs in the Pifagor language
Murthy et al. Shared memory implementations of synchronous dataflow specifications
Butterfield et al. prialt in Handel-C: an operational semantics
Ulmann Multi-level rewriting for stream processing to RTL compilation
Ipate et al. Model learning and test generation using cover automata
Read Formal Methods for VLSI Design

Legal Events

Date Code Title Description
FF Patent granted
KB Patent renewed
KB Patent renewed
RH1 Patent not in force