IL135456A - Byte alignment method and apparatus - Google Patents

Byte alignment method and apparatus

Info

Publication number
IL135456A
IL135456A IL13545698A IL13545698A IL135456A IL 135456 A IL135456 A IL 135456A IL 13545698 A IL13545698 A IL 13545698A IL 13545698 A IL13545698 A IL 13545698A IL 135456 A IL135456 A IL 135456A
Authority
IL
Israel
Prior art keywords
byte
data block
bytes
misalignment
new
Prior art date
Application number
IL13545698A
Other languages
English (en)
Other versions
IL135456A0 (en
Original Assignee
Virata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Virata Ltd filed Critical Virata Ltd
Publication of IL135456A0 publication Critical patent/IL135456A0/xx
Publication of IL135456A publication Critical patent/IL135456A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Auxiliary Devices For And Details Of Packaging Control (AREA)
  • Vehicle Body Suspensions (AREA)
  • Attitude Control For Articles On Conveyors (AREA)
  • Executing Machine-Instructions (AREA)
IL13545698A 1997-11-13 1998-11-11 Byte alignment method and apparatus IL135456A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB9724027.9A GB9724027D0 (en) 1997-11-13 1997-11-13 Byte alignment method and apparatus
PCT/GB1998/003369 WO1999026156A1 (en) 1997-11-13 1998-11-11 Byte alignment method and apparatus

Publications (2)

Publication Number Publication Date
IL135456A0 IL135456A0 (en) 2001-05-20
IL135456A true IL135456A (en) 2004-06-20

Family

ID=10822036

Family Applications (1)

Application Number Title Priority Date Filing Date
IL13545698A IL135456A (en) 1997-11-13 1998-11-11 Byte alignment method and apparatus

Country Status (8)

Country Link
US (1) US20050132244A1 (de)
EP (1) EP1031092B1 (de)
AT (1) ATE223592T1 (de)
AU (1) AU1044599A (de)
DE (1) DE69807738T2 (de)
GB (1) GB9724027D0 (de)
IL (1) IL135456A (de)
WO (1) WO1999026156A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7231505B1 (en) 2003-08-26 2007-06-12 Marvell International Ltd. Aligning IP payloads on memory boundaries for improved performance at a switch
IL187038A0 (en) * 2007-10-30 2008-02-09 Sandisk Il Ltd Secure data processing for unaligned data
US8140961B2 (en) * 2007-11-21 2012-03-20 Hewlett-Packard Development Company, L.P. Automated re-ordering of columns for alignment trap reduction
US8645404B2 (en) 2011-10-21 2014-02-04 International Business Machines Corporation Memory pattern searching via displaced-read memory addressing
EP2611094A1 (de) * 2011-12-30 2013-07-03 British Telecommunications Public Limited Company Beziehen von Informationen von Datenelementen
US9798740B2 (en) * 2014-12-29 2017-10-24 Here Global B.V. Updates for navigational map data organized in lists
US12066955B2 (en) * 2021-05-19 2024-08-20 Hughes Network Systems, Llc System and method for enhancing throughput during data transfer

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168561A (en) * 1990-02-16 1992-12-01 Ncr Corporation Pipe-line method and apparatus for byte alignment of data words during direct memory access transfers
US5392406A (en) * 1992-09-18 1995-02-21 3Com Corporation DMA data path aligner and network adaptor utilizing same
US5517627A (en) * 1992-09-18 1996-05-14 3Com Corporation Read and write data aligner and method

Also Published As

Publication number Publication date
IL135456A0 (en) 2001-05-20
GB9724027D0 (en) 1998-01-14
EP1031092A1 (de) 2000-08-30
DE69807738D1 (de) 2002-10-10
AU1044599A (en) 1999-06-07
WO1999026156A1 (en) 1999-05-27
DE69807738T2 (de) 2003-04-30
ATE223592T1 (de) 2002-09-15
US20050132244A1 (en) 2005-06-16
EP1031092B1 (de) 2002-09-04

Similar Documents

Publication Publication Date Title
US7643511B2 (en) Frame alteration logic for network processors
US5724348A (en) Efficient hardware/software interface for a data switch
US7450583B2 (en) Device to receive, buffer, and transmit packets of data in a packet switching network
KR0155554B1 (ko) 가변 길이 셀을 전송하기 위한 통신 스위칭장치 및 방법
EP0203990B1 (de) Selbstsuchende pakete mit stufenadressenidentifizierungsfeldern
US6230241B1 (en) Apparatus and method for transferring data in a data communications device
EP1045558A2 (de) Zeitvielfach (TDM)-Vermittlungssystem mit sehr breitem Speicher
WO1988004870A1 (en) Enhanced efficiency batcher-banyan packet switch
WO1993019544A1 (en) Packet reassembly method and apparatus
WO1997033230B1 (en) Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure
CA1317659C (en) Process for the establishment of virtual connections passing through switching matrices of a multi-stage switching system
KR19980703473A (ko) 윈도우 콤퍼레이터
EP0683949B1 (de) Verfahren zur behandlung redundanter vermittlungsebenen in paketvermittlungen und vermittlung zur durchführung des verfahrens
US5983305A (en) Network adapter with data aligner
EP1031092B1 (de) Verfahren und vorrichtung zur byteausrichtung
US5568478A (en) System for processing data structures in a node of a communication network
US7073019B2 (en) Method and apparatus for assembling non-aligned packet fragments over multiple cycles
US20030093595A1 (en) Apparatus and method for distribution of signals from a high level data link controller to multiple digital signal processor cores
US6351725B1 (en) Interface apparatus
JP3877250B2 (ja) Ｎビットセットのうちのｍビットセットを置換するためのインターフェース装置、制御ユニット、および論理セル
US6738389B1 (en) Circuit and method for performing partial parallel data transfer in a communications system
US6065066A (en) System for data stream packer and unpacker integrated circuit which align data stored in a two level latch
US7532644B1 (en) Method and system for associating multiple payload buffers with multidata message
JP3286377B2 (ja) 加算システムおよび加算部を備える通信システム
US6671734B1 (en) IP fragment-processing apparatus, method and computer program

Legal Events

Date Code Title Description
FF Patent granted
MM9K Patent not in force due to non-payment of renewal fees