IN2014CN03730A - - Google Patents

Info

Publication number
IN2014CN03730A
IN2014CN03730A IN3730CHN2014A IN2014CN03730A IN 2014CN03730 A IN2014CN03730 A IN 2014CN03730A IN 3730CHN2014 A IN3730CHN2014 A IN 3730CHN2014A IN 2014CN03730 A IN2014CN03730 A IN 2014CN03730A
Authority
IN
India
Prior art keywords
memory
local controller
instruct
indication
perform
Prior art date
Application number
Other languages
English (en)
Inventor
Esin Terzioglu
Dongkyu Park
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of IN2014CN03730A publication Critical patent/IN2014CN03730A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Read Only Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
IN3730CHN2014 2011-11-16 2012-11-16 IN2014CN03730A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/297,771 US8699277B2 (en) 2011-11-16 2011-11-16 Memory configured to provide simultaneous read/write access to multiple banks
PCT/US2012/065658 WO2013075013A1 (fr) 2011-11-16 2012-11-16 Memoire configuree pour fournir simultanement l'acces en lecture/ecriture a de multiples blocs

Publications (1)

Publication Number Publication Date
IN2014CN03730A true IN2014CN03730A (fr) 2015-07-03

Family

ID=47470109

Family Applications (1)

Application Number Title Priority Date Filing Date
IN3730CHN2014 IN2014CN03730A (fr) 2011-11-16 2012-11-16

Country Status (10)

Country Link
US (1) US8699277B2 (fr)
EP (2) EP3082048B1 (fr)
JP (1) JP5852259B2 (fr)
KR (1) KR101669945B1 (fr)
CN (1) CN104081372B (fr)
BR (1) BR112014011806B1 (fr)
ES (2) ES2575095T3 (fr)
HU (1) HUE028961T2 (fr)
IN (1) IN2014CN03730A (fr)
WO (1) WO2013075013A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2013014841A1 (ja) * 2011-07-22 2015-02-23 パナソニック株式会社 データ処理装置およびデータ処理方法
US10719237B2 (en) 2016-01-11 2020-07-21 Micron Technology, Inc. Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory
US10140044B2 (en) * 2016-03-31 2018-11-27 Qualcomm Incorporated Efficient memory bank design
US11294594B2 (en) 2017-08-07 2022-04-05 Kioxia Corporation SSD architecture supporting low latency operation
US11113006B2 (en) 2019-05-06 2021-09-07 Micron Technology, Inc. Dynamic data placement for collision avoidance among concurrent write streams
US11113198B2 (en) 2019-05-06 2021-09-07 Micron Technology, Inc. Timed data transfer between a host system and a memory sub-system
US11776591B2 (en) * 2019-09-26 2023-10-03 Arm Limited Concurrent access techniques utilizing wordlines with the same row address in single port memory
US11386937B2 (en) 2019-10-12 2022-07-12 Arm Limited System device and method for providing single port memory access in bitcell array by tracking dummy wordline

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0145224B1 (ko) 1995-05-27 1998-08-17 김광호 불휘발성 반도체 메모리의 분리된 기입 및 독출 경로를 가지는 워드라인 구동회로
US5996051A (en) 1997-04-14 1999-11-30 Advanced Micro Devices, Inc. Communication system which in a first mode supports concurrent memory acceses of a partitioned memory array and in a second mode supports non-concurrent memory accesses to the entire memory array
US6009501A (en) * 1997-06-18 1999-12-28 Micron Technology, Inc. Method and apparatus for local control signal generation in a memory device
CA2239426A1 (fr) 1998-06-03 1999-12-03 Newbridge Networks Corporation Systeme de memoire partagee
JP2000276400A (ja) * 1999-03-25 2000-10-06 Univ Hiroshima アドレス及びデータ転送回路
US6412030B1 (en) 1999-04-16 2002-06-25 Koninklijke Philips Electronics N.V. System and method to optimize read performance while accepting write data in a PCI bus architecture
TW476029B (en) * 1999-07-12 2002-02-11 Matsushita Electric Industrial Co Ltd Data processing apparatus
US6377492B1 (en) 2001-03-19 2002-04-23 Etron Technologies, Inc. Memory architecture for read and write at the same time using a conventional cell
US7738496B1 (en) 2002-12-31 2010-06-15 Cypress Semiconductor Corporation Device that provides the functionality of dual-ported memory using single-ported memory for multiple clock domains
JP4413524B2 (ja) * 2003-05-01 2010-02-10 株式会社東芝 マルチポートメモリ
JP2005242929A (ja) * 2004-02-27 2005-09-08 Fujitsu Ltd 共有メモリのアクセス方法及びデータ処理装置
US20070028027A1 (en) 2005-07-26 2007-02-01 Micron Technology, Inc. Memory device and method having separate write data and read data buses
US7533222B2 (en) 2006-06-29 2009-05-12 Mosys, Inc. Dual-port SRAM memory using single-port memory cell
JP4205743B2 (ja) * 2006-08-22 2009-01-07 エルピーダメモリ株式会社 半導体記憶装置及び半導体装置
US7523228B2 (en) * 2006-09-18 2009-04-21 International Business Machines Corporation Method for performing a direct memory access block move in a direct memory access device
US7551512B2 (en) 2007-07-30 2009-06-23 Agere Systems Inc. Dual-port memory
US7739433B2 (en) 2008-03-05 2010-06-15 Microchip Technology Incorporated Sharing bandwidth of a single port SRAM between at least one DMA peripheral and a CPU operating with a quadrature clock
US7760562B2 (en) 2008-03-13 2010-07-20 Qualcomm Incorporated Address multiplexing in pseudo-dual port memory
US8140739B2 (en) * 2008-08-08 2012-03-20 Imation Corp. Flash memory based storage devices utilizing magnetoresistive random access memory (MRAM) to store files having logical block addresses stored in a write frequency file buffer table
US8164974B2 (en) * 2009-02-24 2012-04-24 Taiwan Semiconductor Manufacturing Company, Ltd. Memory circuits, systems, and method of interleaving accesses thereof
US8331123B2 (en) * 2009-09-21 2012-12-11 Ocz Technology Group, Inc. High performance solid-state drives and methods therefor
US8375173B2 (en) * 2009-10-09 2013-02-12 Qualcomm Incorporated Accessing a multi-channel memory system having non-uniform page sizes

Also Published As

Publication number Publication date
EP3082048B1 (fr) 2018-10-03
JP2014533861A (ja) 2014-12-15
US8699277B2 (en) 2014-04-15
US20130121086A1 (en) 2013-05-16
EP2780813A1 (fr) 2014-09-24
CN104081372A (zh) 2014-10-01
EP3082048A1 (fr) 2016-10-19
ES2575095T3 (es) 2016-06-24
CN104081372B (zh) 2017-06-13
JP5852259B2 (ja) 2016-02-03
ES2700854T3 (es) 2019-02-19
WO2013075013A1 (fr) 2013-05-23
HUE028961T2 (en) 2017-02-28
KR20140098792A (ko) 2014-08-08
EP2780813B1 (fr) 2016-04-06
BR112014011806A2 (pt) 2017-05-16
KR101669945B1 (ko) 2016-10-27
BR112014011806B1 (pt) 2021-01-26

Similar Documents

Publication Publication Date Title
IN2014DE01355A (fr)
GB2510763A (en) Multi-level memory with direct access
MY154227A (en) Data processing apparatus, access control method, and storage medium
MX346496B (es) Instrucción de calcular la distancia a una frontera de memoria especificada.
EP3058467A4 (fr) Processeur informatique utilisant une antémémoire stockant des lignes de cache sans réécriture
EA201170103A1 (ru) Финансовая операционная карта
MY176723A (en) Data processing apparatus and method using secure domain and less secure domain
GB2516400A (en) Method, apparatus and system for a per-dram addressability mode
GB2509040A (en) Stabilization of resistive memory
EP2979189A4 (fr) Stockage de données provenant de lignes de mémoire cache dans une mémoire principale sur la base d'adresses de mémoire
GB2502751B (en) Dynamic memory management in a virtualized computing environment
GB2513496B (en) Memory address translation-based data encryption
WO2011153041A3 (fr) Mémoire non volatile pour matériel graphique
WO2014003707A3 (fr) Accélérateur matériel pour la gestion de la copie sur écriture
EP3063765A4 (fr) Appareils et procédés pour identifier une valeur d'extremum mémorisée dans un réseau de cellules de mémoire
EP3087564A4 (fr) Appareils, mémoires et procédés de décodage d'adresse et de sélection d'une ligne d'accès
GB2518079A (en) Bad block management mechanism
GB2518785A (en) Concurrent control for a page miss handler
IN2014CN00296A (fr)
IN2014DN11005A (fr)
EP2889759A8 (fr) Processeur avec stockage sur puce visible architecturalement pour stocker les données qui sont accessibles par instruction
WO2012033662A3 (fr) Contrôleur de mémoire et procédé de mise en correspondance d'adresses ajustée
WO2016174521A8 (fr) Mémoire à ports de lecture et une porte d'écriture
RU2014108851A (ru) Устройство и способ связывания операций в памяти
WO2010093661A3 (fr) Microcontrôleur à instructions de blocs spécifiques