IN2014DN08648A - - Google Patents

Info

Publication number
IN2014DN08648A
IN2014DN08648A IN8648DEN2014A IN2014DN08648A IN 2014DN08648 A IN2014DN08648 A IN 2014DN08648A IN 8648DEN2014 A IN8648DEN2014 A IN 8648DEN2014A IN 2014DN08648 A IN2014DN08648 A IN 2014DN08648A
Authority
IN
India
Prior art keywords
cache
cache memory
memory
subsystem
shutdown
Prior art date
Application number
Other languages
English (en)
Inventor
Srilatha Manne
William L Bircher
Madhu Sarvana Sibi Govindan
James M Oconnor
Michael J Schulte
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of IN2014DN08648A publication Critical patent/IN2014DN08648A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
IN8648DEN2014 2012-03-30 2013-04-01 IN2014DN08648A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/435,539 US20130262780A1 (en) 2012-03-30 2012-03-30 Apparatus and Method for Fast Cache Shutdown
PCT/US2013/034847 WO2013149254A1 (fr) 2012-03-30 2013-04-01 Appareil et procédé pour un arrêt de cache rapide

Publications (1)

Publication Number Publication Date
IN2014DN08648A true IN2014DN08648A (fr) 2015-05-22

Family

ID=48143370

Family Applications (1)

Application Number Title Priority Date Filing Date
IN8648DEN2014 IN2014DN08648A (fr) 2012-03-30 2013-04-01

Country Status (7)

Country Link
US (1) US20130262780A1 (fr)
EP (1) EP2831744A1 (fr)
JP (1) JP2015515687A (fr)
KR (1) KR20140139610A (fr)
CN (1) CN104272277A (fr)
IN (1) IN2014DN08648A (fr)
WO (1) WO2013149254A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140108734A1 (en) * 2012-10-17 2014-04-17 Advanced Micro Devices, Inc. Method and apparatus for saving processor architectural state in cache hierarchy
US9541984B2 (en) * 2013-06-05 2017-01-10 Apple Inc. L2 flush and memory fabric teardown
KR20170023813A (ko) * 2014-06-20 2017-03-06 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US11169925B2 (en) * 2015-08-25 2021-11-09 Samsung Electronics Co., Ltd. Capturing temporal store streams into CPU caches by dynamically varying store streaming thresholds
US9946646B2 (en) * 2016-09-06 2018-04-17 Advanced Micro Devices, Inc. Systems and method for delayed cache utilization
DE102017124805B4 (de) * 2017-10-24 2019-05-29 Infineon Technologies Ag Speicheranordnung und verfahren zum zwischenspeichern von speicherinhalten
US20200388319A1 (en) 2019-06-07 2020-12-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device
US11436251B2 (en) * 2020-10-02 2022-09-06 EMC IP Holding Company LLC Data size based replication
TWI882324B (zh) * 2022-05-12 2025-05-01 美商賽發馥股份有限公司 用於向量載入-儲存管線選擇的積體電路及方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0325422B1 (fr) * 1988-01-20 1996-05-15 Advanced Micro Devices, Inc. Unité d'antémémoire intégrée
EP0600626A1 (fr) * 1992-11-13 1994-06-08 Cyrix Corporation Cohérence d'antémémoire à postmémorisation dans un système adapté à une antémémoire à écriture en travers
JP3136036B2 (ja) * 1993-11-16 2001-02-19 富士通株式会社 ディスク制御装置の制御方法
US6052789A (en) * 1994-03-02 2000-04-18 Packard Bell Nec, Inc. Power management architecture for a reconfigurable write-back cache
US5761705A (en) * 1996-04-04 1998-06-02 Symbios, Inc. Methods and structure for maintaining cache consistency in a RAID controller having redundant caches
US6338119B1 (en) * 1999-03-31 2002-01-08 International Business Machines Corporation Method and apparatus with page buffer and I/O page kill definition for improved DMA and L1/L2 cache performance
US6711691B1 (en) * 1999-05-13 2004-03-23 Apple Computer, Inc. Power management for computer systems
US20020138778A1 (en) * 2001-03-22 2002-09-26 Cole James R. Controlling CPU core voltage to reduce power consumption
US7231497B2 (en) * 2004-06-15 2007-06-12 Intel Corporation Merging write-back and write-through cache policies
US7496770B2 (en) * 2005-09-30 2009-02-24 Broadcom Corporation Power-efficient technique for invoking a co-processor
US7562191B2 (en) * 2005-11-15 2009-07-14 Mips Technologies, Inc. Microprocessor having a power-saving instruction cache way predictor and instruction replacement scheme
US7257507B1 (en) * 2006-01-31 2007-08-14 Credence Systems Corporation System and method for determining probing locations on IC
US8285936B2 (en) * 2009-10-20 2012-10-09 The Regents Of The University Of Michigan Cache memory with power saving state
EP2330753A1 (fr) * 2009-12-04 2011-06-08 Gemalto SA Procédé pour la négociation de l'alimentation entre deux dispositifs sans contact
JP5445326B2 (ja) * 2010-05-19 2014-03-19 株式会社リコー 画像形成装置

Also Published As

Publication number Publication date
WO2013149254A1 (fr) 2013-10-03
EP2831744A1 (fr) 2015-02-04
US20130262780A1 (en) 2013-10-03
CN104272277A (zh) 2015-01-07
JP2015515687A (ja) 2015-05-28
KR20140139610A (ko) 2014-12-05

Similar Documents

Publication Publication Date Title
IN2014DN08648A (fr)
EP3055863A4 (fr) Processeur de données doté de contrôleur de mémoire pour fonctionnement à haute fiabilité et procédé
GB2507410B (en) Apparatus and Method for Low Power Low Latency High Capacity Storage Class Memory
EP2801917A4 (fr) Procédé, appareil et support de stockage informatique destinés à ajouter automatiquement des étiquettes à un document
EP3063545A4 (fr) Systèmes et procédés de traitement de données relatives à l'utilisation d'énergie
GB201319286D0 (en) Writing data cross storage devices in an erasure-coded system
EP3037913A4 (fr) Procédé de mise en uvre d'un mode d'économie d'énergie dans un dispositif électronique et dispositif électronique associé
MX2019004446A (es) Dispositivo y metodo de procesamiento de informacion.
EP3084922A4 (fr) Système et procédé pour fournir une alimentation sans coupure à un dispositif poe
SG11201405215XA (en) Method, apparatus and computer storage medium for plug-in management and control
EP3019973A4 (fr) Dispositif informatique et procédé pour convertir des données non structurées en données structurées
IN2014CN04774A (fr)
GB201507658D0 (en) Power supply apparatus, power supply method and computer program
EP3025211A4 (fr) Protection contre les pannes électriques et récupération à l'aide d'états de faible puissance dans un dispositif/système de stockage de données
MY161983A (en) Computer and Computer Control Method
GB2508981B (en) Image reading apparatus, image reading method, computer program and storage medium
EP3073383A4 (fr) Procédé, dispositif et support de stockage informatique pour un stockage hiérarchique
EP2926302A4 (fr) Serveur d'applications et support de stockage lisible par ordinateur pour générer des données de configuration spécifiques à un projet
GB2520444A (en) Firmware agent
EP3083467A4 (fr) Système et procédé pour limiter les surtensions dans un système d'alimentation électrique
MY159619A (en) Program executing apparatus, image processing apparatus and non-transitory computer readable medium for activating an equipment using stored variable
EP3076282A4 (fr) Procédé et dispositif pour écrire des données dans un support de stockage
SG11201400690PA (en) Method, device, and computer storage media for adding hyperlink to text
EP2867744A4 (fr) Alimentation et module de circuit pour un système de traitement de données
MX2015012407A (es) Metodo interactivo y aparato para consumo de narrativa de medios mezclados.