IT1172111B - Sistema di elaborazione dati - Google Patents

Sistema di elaborazione dati

Info

Publication number
IT1172111B
IT1172111B IT49788/81A IT4978881A IT1172111B IT 1172111 B IT1172111 B IT 1172111B IT 49788/81 A IT49788/81 A IT 49788/81A IT 4978881 A IT4978881 A IT 4978881A IT 1172111 B IT1172111 B IT 1172111B
Authority
IT
Italy
Prior art keywords
unit
bus
processor
coupled
address
Prior art date
Application number
IT49788/81A
Other languages
English (en)
Other versions
IT8149788A0 (it
IT8149788A1 (it
Inventor
Valery Leonidovich Dshkunian
Eduard Evgenievich Ivano
Sergei Savvich Kovalenko
Pavel Romanovich Mashevich
Alexei Alexeevich Ryzhov
Vyacheslav Viktorovic Telenkov
Jury Egorovich Chicherin
Original Assignee
Dshkhunian Valery
Ivanov Eduard Evgenievich
Kovalenko Sergei S
Mashevich Pavel R
Alexei Alexeevich Ryzhov
Telenkov Vyacheslav V
Chicherin Yurij E
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dshkhunian Valery, Ivanov Eduard Evgenievich, Kovalenko Sergei S, Mashevich Pavel R, Alexei Alexeevich Ryzhov, Telenkov Vyacheslav V, Chicherin Yurij E filed Critical Dshkhunian Valery
Priority to IT49788/81A priority Critical patent/IT1172111B/it
Publication of IT8149788A0 publication Critical patent/IT8149788A0/it
Publication of IT8149788A1 publication Critical patent/IT8149788A1/it
Application granted granted Critical
Publication of IT1172111B publication Critical patent/IT1172111B/it

Links

Landscapes

  • Bus Control (AREA)
  • Multi Processors (AREA)
IT49788/81A 1981-11-27 1981-11-27 Sistema di elaborazione dati IT1172111B (it)

Priority Applications (1)

Application Number Priority Date Filing Date Title
IT49788/81A IT1172111B (it) 1981-11-27 1981-11-27 Sistema di elaborazione dati

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT49788/81A IT1172111B (it) 1981-11-27 1981-11-27 Sistema di elaborazione dati

Publications (3)

Publication Number Publication Date
IT8149788A0 IT8149788A0 (it) 1981-11-27
IT8149788A1 IT8149788A1 (it) 1983-05-27
IT1172111B true IT1172111B (it) 1987-06-18

Family

ID=11271562

Family Applications (1)

Application Number Title Priority Date Filing Date
IT49788/81A IT1172111B (it) 1981-11-27 1981-11-27 Sistema di elaborazione dati

Country Status (1)

Country Link
IT (1) IT1172111B (it)

Also Published As

Publication number Publication date
IT8149788A0 (it) 1981-11-27
IT8149788A1 (it) 1983-05-27

Similar Documents

Publication Publication Date Title
US4149242A (en) Data interface apparatus for multiple sequential processors
SE8405456D0 (sv) Mycket snabbt minnes- och minnesforvaltningssystem
DE3585519D1 (de) Datenverarbeitungssystem und -verfahren.
GB1287656A (en) Modular multiprocessor system with an interprocessor priority arrangement
DE3485635D1 (de) Mehrprozessorsteuerung fuer vektorrechner.
GB1241403A (en) Data processing apparatus
JPS55134459A (en) Data processing system
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
JPS56114063A (en) Multiprocessor
JPS57117059A (en) Multiprocessor system
JPS54122043A (en) Electronic computer
IT1172111B (it) Sistema di elaborazione dati
SU1072054A1 (ru) Мультипроцессорный крейтконтроллер
JPS56166568A (en) Information processor
GB1285591A (en) Direct function digital data processor
JPS55108027A (en) Processor system
GB1469300A (en) Circuit arrangement for an integrated data processing system
JPS56127261A (en) Multiprocessor system
JPS57196334A (en) Memory interface
JPS5794999A (en) Protection system for microinstruction control memory
JPS5743222A (en) Input and output processing system
SU1735864A1 (ru) Устройство обработки информации
ATE18817T1 (de) Zentraleinheit eines digitalen mehrbitrechensystems.
JPS5782266A (en) Page memory control system
FR2639737B1 (fr) Circuit integre de programmation dynamique