IT1201848B - Circuito di interfaccia logica ad alta stabilita' e bassa corrente di riposo - Google Patents

Circuito di interfaccia logica ad alta stabilita' e bassa corrente di riposo

Info

Publication number
IT1201848B
IT1201848B IT83648/86A IT8364886A IT1201848B IT 1201848 B IT1201848 B IT 1201848B IT 83648/86 A IT83648/86 A IT 83648/86A IT 8364886 A IT8364886 A IT 8364886A IT 1201848 B IT1201848 B IT 1201848B
Authority
IT
Italy
Prior art keywords
interface circuit
high stability
current logic
logic interface
low rest
Prior art date
Application number
IT83648/86A
Other languages
English (en)
Other versions
IT8683648A0 (it
Inventor
Sandro Storti
Dominico Rossi
Natale Giuseppe Di
Original Assignee
Sgs Microelettronica Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Microelettronica Spa filed Critical Sgs Microelettronica Spa
Priority to IT83648/86A priority Critical patent/IT1201848B/it
Publication of IT8683648A0 publication Critical patent/IT8683648A0/it
Priority to DE8787830328T priority patent/DE3772695D1/de
Priority to EP87830328A priority patent/EP0263078B1/en
Priority to JP62247765A priority patent/JP2684554B2/ja
Priority to US07/103,450 priority patent/US4810902A/en
Application granted granted Critical
Publication of IT1201848B publication Critical patent/IT1201848B/it

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/017509—Interface arrangements
    • H03K19/017518—Interface arrangements using a combination of bipolar and field effect transistors [BIFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Automation & Control Theory (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Nonlinear Science (AREA)
  • Power Engineering (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Control Of Electrical Variables (AREA)
IT83648/86A 1986-10-02 1986-10-02 Circuito di interfaccia logica ad alta stabilita' e bassa corrente di riposo IT1201848B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT83648/86A IT1201848B (it) 1986-10-02 1986-10-02 Circuito di interfaccia logica ad alta stabilita' e bassa corrente di riposo
DE8787830328T DE3772695D1 (de) 1986-10-02 1987-09-14 Logische schnittstellenschaltung mit hoher stabilitaet und niedrigem reststrom.
EP87830328A EP0263078B1 (en) 1986-10-02 1987-09-14 Logic interface circuit with high stability and low rest current
JP62247765A JP2684554B2 (ja) 1986-10-02 1987-09-30 高安定性と低レスト電流を有する論理インターフェイス回路
US07/103,450 US4810902A (en) 1986-10-02 1987-09-30 Logic interface circuit with high stability and low rest current

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT83648/86A IT1201848B (it) 1986-10-02 1986-10-02 Circuito di interfaccia logica ad alta stabilita' e bassa corrente di riposo

Publications (2)

Publication Number Publication Date
IT8683648A0 IT8683648A0 (it) 1986-10-02
IT1201848B true IT1201848B (it) 1989-02-02

Family

ID=11323618

Family Applications (1)

Application Number Title Priority Date Filing Date
IT83648/86A IT1201848B (it) 1986-10-02 1986-10-02 Circuito di interfaccia logica ad alta stabilita' e bassa corrente di riposo

Country Status (5)

Country Link
US (1) US4810902A (it)
EP (1) EP0263078B1 (it)
JP (1) JP2684554B2 (it)
DE (1) DE3772695D1 (it)
IT (1) IT1201848B (it)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1217736B (it) * 1988-05-26 1990-03-30 Sgs Thomson Microeletronics Sp Circuito elettronico di spegnimento ritardato autoalimentato con controllo a bassissima tensione
KR910001068B1 (ko) * 1988-07-11 1991-02-23 삼성전자 주식회사 메모리장치의 공급전압 안정화회로
DE58908391D1 (de) * 1988-07-22 1994-10-27 Siemens Ag ECL-CMOS-Wandler.
US5043601A (en) * 1988-08-26 1991-08-27 U.S. Philips Corporation Wide-band amplifier useful for squarewave signals
JPH0727425B2 (ja) * 1988-12-28 1995-03-29 株式会社東芝 電圧発生回路
JPH06103839B2 (ja) * 1988-12-28 1994-12-14 株式会社東芝 半導体論理回路
US5001362A (en) * 1989-02-14 1991-03-19 Texas Instruments Incorporated BiCMOS reference network
US5013934A (en) * 1989-05-08 1991-05-07 National Semiconductor Corporation Bandgap threshold circuit with hysteresis
US5278491A (en) * 1989-08-03 1994-01-11 Kabushiki Kaisha Toshiba Constant voltage circuit
US4958122A (en) * 1989-12-18 1990-09-18 Motorola, Inc. Current source regulator
US5117130A (en) * 1990-06-01 1992-05-26 At&T Bell Laboratories Integrated circuits which compensate for local conditions
US5122681A (en) * 1991-03-15 1992-06-16 National Semiconductor Corporation Synchronous BiCMOS logic gate
US5386336A (en) * 1992-06-19 1995-01-31 Trw Inc. On chip current limiter
US5341042A (en) * 1992-08-10 1994-08-23 International Business Machines Corporation Low voltage, cascoded NTL based BiCMOS circuit
DE4429715C1 (de) * 1994-08-22 1996-05-02 Siemens Ag Schaltungsanordnung zur Spannungsbegrenzung
US5999041A (en) * 1996-05-17 1999-12-07 Denso Corporation Load actuation circuit
US6018370A (en) * 1997-05-08 2000-01-25 Sony Corporation Current source and threshold voltage generation method and apparatus for HHK video circuit
US6028640A (en) * 1997-05-08 2000-02-22 Sony Corporation Current source and threshold voltage generation method and apparatus for HHK video circuit
US5889430A (en) * 1997-06-26 1999-03-30 The Aerospace Corporation Current mode transistor circuit
US5949277A (en) * 1997-10-20 1999-09-07 Vlsi Technology, Inc. Nominal temperature and process compensating bias circuit
JP3637848B2 (ja) 1999-09-30 2005-04-13 株式会社デンソー 負荷駆動回路
US6876249B2 (en) * 2002-08-13 2005-04-05 Semiconductor Components Industries, Llc Circuit and method for a programmable reference voltage
JP2005122277A (ja) * 2003-10-14 2005-05-12 Denso Corp バンドギャップ定電圧回路
JP2010016052A (ja) * 2008-07-01 2010-01-21 Rohm Co Ltd 電流供給回路および電圧比較回路
US8536855B2 (en) * 2010-05-24 2013-09-17 Supertex, Inc. Adjustable shunt regulator circuit without error amplifier
CN104965556B (zh) * 2015-07-01 2017-01-18 中国电子科技集团公司第五十八研究所 带隙基准电压电路
CN106774601B (zh) * 2017-03-03 2018-03-02 电子科技大学 一种并联稳压电路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3778640A (en) * 1972-07-03 1973-12-11 Ibm Signal voltage level translating circuit
US3887863A (en) * 1973-11-28 1975-06-03 Analog Devices Inc Solid-state regulated voltage supply
US4656374A (en) * 1985-06-17 1987-04-07 National Semiconductor Corporation CMOS low-power TTL-compatible input buffer

Also Published As

Publication number Publication date
EP0263078B1 (en) 1991-09-04
IT8683648A0 (it) 1986-10-02
EP0263078A2 (en) 1988-04-06
JP2684554B2 (ja) 1997-12-03
US4810902A (en) 1989-03-07
JPS6395734A (ja) 1988-04-26
DE3772695D1 (de) 1991-10-10
EP0263078A3 (en) 1989-06-07

Similar Documents

Publication Publication Date Title
IT1201848B (it) Circuito di interfaccia logica ad alta stabilita' e bassa corrente di riposo
GB8921588D0 (en) Cmos voltage reference and buffer circuit
DE69122189D1 (de) Flip-Flop-Schaltung vom "Master-Slave"-Typ
BR8700893A (pt) Transformador combinado de alta tensao e de corrente de alta tensao
IT8521877A0 (it) Detergente in polvere ad alta densita'.
IT1204935B (it) Interruttore limitatore di corrente ad alta velocita'
IT1206006B (it) Resistore ad alta densita' di energia, basso effetto corona
IT8619174A0 (it) Densita'.!circuito integrato a semiconduttore, in particolare del tipo comprendente dispositivi ad alta tensione e dispositivi di elaborazione di segnale ad alta
GB8603111D0 (en) Low voltage bias circuit
IT1213095B (it) Specchio di corrente ad alta capacita'.!
IT1209219B (it) Circuito a specchio di corrente ad alta impedenza di uscita a bassa 'perdita di tensione'.
EP0409571A3 (en) Constant current circuit and integrated circuit having said circuit
Boer Determinants of excessive running in activity-anorexia
BR8706460A (pt) Disjuntor de alta tensao
Ma Current reforms in China's public administration: the rise of the bureaucracy and decentralization
KR870003047U (ko) 튜너의 불요방사량 감쇄회로
KR910012429U (ko) 마이콤의 백업 스위칭 회로
KR880005470U (ko) 테레비젼의 모우드 스위칭 회로
KR890011355U (ko) 모뎀의 초기치 저장회로
KR910018750U (ko) 컴퓨터의 한글, 한자 폰트롬 리드회로
KR900021197U (ko) 과 · 저전압 검출회로
KR900019369U (ko) 바이폴라와 씨모스를 이용한 인버터
KR900019368U (ko) 바이폴라와 씨모스를 이용한 인버터
FR2579792B1 (fr) Circuit d'interface pour terminaux asynchrones et synchrones
KR880011126U (ko) 입체화상의 좌우 판별회로

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971030