IT1232974B - Circuito di polarizzazione e precarica per linea di bit di celle di memoria eprom in tecnologia cmos - Google Patents

Circuito di polarizzazione e precarica per linea di bit di celle di memoria eprom in tecnologia cmos

Info

Publication number
IT1232974B
IT1232974B IT8722828A IT2282887A IT1232974B IT 1232974 B IT1232974 B IT 1232974B IT 8722828 A IT8722828 A IT 8722828A IT 2282887 A IT2282887 A IT 2282887A IT 1232974 B IT1232974 B IT 1232974B
Authority
IT
Italy
Prior art keywords
polarization
bit line
memory cells
cmos technology
eprom memory
Prior art date
Application number
IT8722828A
Other languages
English (en)
Other versions
IT8722828A0 (it
Inventor
Maurizio Secol
Maurizio Gaibotti
Original Assignee
Sgs Microelettronica Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Microelettronica Spa filed Critical Sgs Microelettronica Spa
Priority to IT8722828A priority Critical patent/IT1232974B/it
Publication of IT8722828A0 publication Critical patent/IT8722828A0/it
Priority to DE3887658T priority patent/DE3887658T2/de
Priority to EP88202573A priority patent/EP0319066B1/en
Priority to JP30112788A priority patent/JPH0758596B2/ja
Priority to US07/771,860 priority patent/US5226013A/en
Application granted granted Critical
Publication of IT1232974B publication Critical patent/IT1232974B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/24—Bit-line control circuits
IT8722828A 1987-12-01 1987-12-01 Circuito di polarizzazione e precarica per linea di bit di celle di memoria eprom in tecnologia cmos IT1232974B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT8722828A IT1232974B (it) 1987-12-01 1987-12-01 Circuito di polarizzazione e precarica per linea di bit di celle di memoria eprom in tecnologia cmos
DE3887658T DE3887658T2 (de) 1987-12-01 1988-11-17 Vorspannungs- und Vorladungsschaltung für eine Bitzeile mit EPROM-Speicherzellen in CMOS-Technologie.
EP88202573A EP0319066B1 (en) 1987-12-01 1988-11-17 Bias and precharging circuit for a bit line of EPROM memory cells in CMOS technology
JP30112788A JPH0758596B2 (ja) 1987-12-01 1988-11-30 Ｃｍｏｓ技術におけるｅｐｒｏｍメモリーセルのビットライン用バイアス及びプリチャージ回路
US07/771,860 US5226013A (en) 1987-12-01 1991-10-08 Bias and precharging circuit for use in reading EPROM cells

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8722828A IT1232974B (it) 1987-12-01 1987-12-01 Circuito di polarizzazione e precarica per linea di bit di celle di memoria eprom in tecnologia cmos

Publications (2)

Publication Number Publication Date
IT8722828A0 IT8722828A0 (it) 1987-12-01
IT1232974B true IT1232974B (it) 1992-03-11

Family

ID=11200915

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8722828A IT1232974B (it) 1987-12-01 1987-12-01 Circuito di polarizzazione e precarica per linea di bit di celle di memoria eprom in tecnologia cmos

Country Status (4)

Country Link
EP (1) EP0319066B1 (it)
JP (1) JPH0758596B2 (it)
DE (1) DE3887658T2 (it)
IT (1) IT1232974B (it)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2667193B1 (fr) * 1990-09-25 1993-07-02 Sgs Thomson Microelectronics Circuit de precharge pour la lecture de memoires.
JP3587542B2 (ja) * 1992-06-19 2004-11-10 インテル・コーポレーション 電力消費を節減する方法および装置
DE69631583D1 (de) * 1996-04-30 2004-03-25 St Microelectronics Srl UPROM-Zelle für niedrige Versorgungsspannung
FR2801419B1 (fr) * 1999-11-18 2003-07-25 St Microelectronics Sa Procede et dispositif de lecture pour memoire en circuit integre

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4289982A (en) * 1979-06-28 1981-09-15 Motorola, Inc. Apparatus for programming a dynamic EPROM
JPS5930297A (ja) * 1982-08-09 1984-02-17 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 自己整合された前充電特性を持つ読出し専用メモリ
JPS61184794A (ja) * 1985-02-13 1986-08-18 Toshiba Corp 半導体記憶装置
JPH079758B2 (ja) * 1985-02-15 1995-02-01 株式会社リコー センス回路

Also Published As

Publication number Publication date
EP0319066A2 (en) 1989-06-07
JPH0758596B2 (ja) 1995-06-21
EP0319066B1 (en) 1994-02-02
DE3887658D1 (de) 1994-03-17
DE3887658T2 (de) 1994-06-30
JPH023190A (ja) 1990-01-08
IT8722828A0 (it) 1987-12-01
EP0319066A3 (en) 1990-03-28

Similar Documents

Publication Publication Date Title
EP0531707A3 (en) Semiconductor memory cell and memory array with inversion layer
DE3483541D1 (de) Datenverarbeitungszelle und datenverarbeitungseinrichtungen mit solchen zellen.
KR910007409B1 (en) Semiconductor integrated device with gate array and memory
DK307684A (da) Logiske cellekredsloeb og forstaerkere
EP0300467A3 (en) Semiconductur memory device with redundant memory cell array
DE3573965D1 (en) Semiconductor read only memory device and method of manufacturing the same
BR8307256A (pt) Sistema de transferencia de dados do estado solido e conector intermediario substituivel neste sistema
IT8423479A0 (it) Matrice di memoria eprom con celle elementari simmetriche mos e suo metodo di scrittura.
DE2965203D1 (en) Memory device with simultaneous write and read addressed memory cells
GB2209858B (en) Semiconductor memory device with redundant memory cells
IT1221780B (it) Circuito di rilevamento dello stato di celle di matrice in memorie eprom in tecnologia mos
DE3462727D1 (en) Non-volatile ram memory cell with common floating gate cmos transistors
DE3160505D1 (en) Semi-conductor floating gate memory cell with write and erase electrodes
IT1213343B (it) Circuito di rilevamento dello stato di celle di matrice in memorie eprom in tecnologia mos.
EP0282137A3 (en) Eprom memory cell with two symmetrical half-cells and separate floating gates
IT8722828A0 (it) Circuito di polarizzazione e precarica per linea di bit di celledi memoria eprom in tecnologia cmos
DE69033321D1 (de) Bi CMOS-Halbleiteranordnung mit in isolierten Bereichen angeordneten Speicherzellen
KR960008843A (ko) 레이머-드랩 효과를 이용하는 비-파괴성 판독 강유전성 메모리 셀과 데이타 저장 및 복구 방법
NO156851B (no) Innretning for videretransport av reker i innrettet og ordnet tilstand.
MX157878A (es) Mejoras en dispositivo conector en linea doble
NO861194L (no) Elektrode for reversibel lagring av hydrogen og anvendelse av elektroden.
DK521182A (da) Elektrisk kontakt med snapvirkende aktivator og udloeselige holde-organer
DE3172295D1 (en) Integrated circuit for writing, reading and erasing memory matrixes composed of insulated-layer field-effect transistors
EP0169460A3 (en) Dynamic memory array with segmented and quasi-folded bit lines
EP0384275A3 (en) Mos memory cell with exponentially-profiled doping and offset floating gate tunnel oxidation

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19961227