IT1243676B - Stadio d'ingresso pluricompatibile particolarmente per porte logiche in circuiti integrati - Google Patents

Stadio d'ingresso pluricompatibile particolarmente per porte logiche in circuiti integrati

Info

Publication number
IT1243676B
IT1243676B IT02098890A IT2098890A IT1243676B IT 1243676 B IT1243676 B IT 1243676B IT 02098890 A IT02098890 A IT 02098890A IT 2098890 A IT2098890 A IT 2098890A IT 1243676 B IT1243676 B IT 1243676B
Authority
IT
Italy
Prior art keywords
integrated circuits
entrance stage
logic doors
compatible
compatible entrance
Prior art date
Application number
IT02098890A
Other languages
English (en)
Other versions
IT9020988A0 (it
IT9020988A1 (it
Inventor
Salvatore Elia
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to IT02098890A priority Critical patent/IT1243676B/it
Publication of IT9020988A0 publication Critical patent/IT9020988A0/it
Priority to EP19910111986 priority patent/EP0467352A3/en
Priority to JP3177864A priority patent/JPH04242318A/ja
Publication of IT9020988A1 publication Critical patent/IT9020988A1/it
Application granted granted Critical
Publication of IT1243676B publication Critical patent/IT1243676B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018585—Coupling arrangements; Interface arrangements using field effect transistors only programmable
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0377—Bistables with hysteresis, e.g. Schmitt trigger

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Near-Field Transmission Systems (AREA)
IT02098890A 1990-07-19 1990-07-19 Stadio d'ingresso pluricompatibile particolarmente per porte logiche in circuiti integrati IT1243676B (it)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IT02098890A IT1243676B (it) 1990-07-19 1990-07-19 Stadio d'ingresso pluricompatibile particolarmente per porte logiche in circuiti integrati
EP19910111986 EP0467352A3 (en) 1990-07-19 1991-07-17 Multi-compatible input stage particularly for logic gates in integrated circuits
JP3177864A JPH04242318A (ja) 1990-07-19 1991-07-18 特に集積回路内の論理ゲートのための多重互換性入力段

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT02098890A IT1243676B (it) 1990-07-19 1990-07-19 Stadio d'ingresso pluricompatibile particolarmente per porte logiche in circuiti integrati

Publications (3)

Publication Number Publication Date
IT9020988A0 IT9020988A0 (it) 1990-07-19
IT9020988A1 IT9020988A1 (it) 1992-01-19
IT1243676B true IT1243676B (it) 1994-06-21

Family

ID=11175035

Family Applications (1)

Application Number Title Priority Date Filing Date
IT02098890A IT1243676B (it) 1990-07-19 1990-07-19 Stadio d'ingresso pluricompatibile particolarmente per porte logiche in circuiti integrati

Country Status (3)

Country Link
EP (1) EP0467352A3 (it)
JP (1) JPH04242318A (it)
IT (1) IT1243676B (it)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06209252A (ja) * 1992-09-29 1994-07-26 Siemens Ag Ｃｍｏｓ入力段
EP0590326A1 (de) * 1992-09-29 1994-04-06 Siemens Aktiengesellschaft CMOS-Eingangsstufe
US5319252A (en) * 1992-11-05 1994-06-07 Xilinx, Inc. Load programmable output buffer
US6356099B1 (en) * 1994-11-10 2002-03-12 Advanced Micro Devices, Inc. Transmission-line-noise immune input buffer
US5477172A (en) * 1994-12-12 1995-12-19 Advanced Micro Devices, Inc. Configurable input buffer dependent on supply voltage
CN1183587C (zh) * 1996-04-08 2005-01-05 德克萨斯仪器股份有限公司 用于把两个集成电路直流上相互隔离的方法和设备
JPH09321603A (ja) * 1996-05-28 1997-12-12 Oki Electric Ind Co Ltd 多電源半導体集積回路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01123517A (ja) * 1987-11-07 1989-05-16 Mitsubishi Electric Corp シュミットトリガ回路
US4904884A (en) * 1988-04-21 1990-02-27 Western Digital Corporation Schmitt trigger adapted to interface between different transistor architectures

Also Published As

Publication number Publication date
IT9020988A0 (it) 1990-07-19
IT9020988A1 (it) 1992-01-19
EP0467352A2 (en) 1992-01-22
EP0467352A3 (en) 1992-04-29
JPH04242318A (ja) 1992-08-31

Similar Documents

Publication Publication Date Title
EP0497595A3 (en) Local interconnect for integrated circuits
EP0456422A3 (en) Sagnac optical logic gate
GB2254743B (en) Logic gates
DE69233067D1 (de) Integrierte Schaltungen
DK0857249T3 (da) Boreanlæg i lukket slöjfe
DE69119996D1 (de) Münzsortierer
EP0517368A3 (en) Local interconnect for integrated circuits
EP0469588A3 (en) Improvements in or relating to integrated circuits
DE69127320D1 (de) Integrierte Schaltkreise mit lokaler Bedingungskompensation
GB9319691D0 (en) Bicmos logic gate
DE69122463D1 (de) Integrierte Schaltkreise
GB2244374B (en) Improvements in hybrid circuits
DK0480964T3 (da) "Soft logic"-kryptografikredsløb
GB2258333B (en) Coin routing gate
IT9020988A0 (it) Stadio d'ingresso pluricompatibile particolarmente per porte logiche in circuiti integrati
EP0461750A3 (en) Interconnect for integrated circuits
BR9005985A (pt) Aperfeicoamento em fechaduras
DE69428649D1 (de) LSI-Toranordnung
EP0735683A3 (en) Logic gate circuit and digital integrated circuit
DE69123167D1 (de) Bi-MOS-integrierte logische Schaltung
EP0476282A3 (en) Improvements in or relating to integrated circuits
EP0593529A4 (en) PROGRAMMABLE CONNECTING STRUCTURES AND PROGRAMMABLE INTEGRATED CIRCUITS.
DE69128309D1 (de) Nichtlineare Preemphasis-Deemphasis-Schaltungen
IT1250908B (it) Struttura di porta d'uscita a tre stati particolarmente per circuiti integrati cmos
GB2260219B (en) Improvements in integrated circuits

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970730