IT1249832B - Bus di dati sincrono/asincrono in multiplex - Google Patents

Bus di dati sincrono/asincrono in multiplex

Info

Publication number
IT1249832B
IT1249832B ITRM910600A ITRM910600A IT1249832B IT 1249832 B IT1249832 B IT 1249832B IT RM910600 A ITRM910600 A IT RM910600A IT RM910600 A ITRM910600 A IT RM910600A IT 1249832 B IT1249832 B IT 1249832B
Authority
IT
Italy
Prior art keywords
synchronous
multiplex
asynchronous data
data
data bus
Prior art date
Application number
ITRM910600A
Other languages
English (en)
Inventor
Gregory P Wilson
Bryan A Potratz
Thomas J Walczak
Jeffrey L Mullins
Mark E Prill
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of ITRM910600A0 publication Critical patent/ITRM910600A0/it
Publication of ITRM910600A1 publication Critical patent/ITRM910600A1/it
Application granted granted Critical
Publication of IT1249832B publication Critical patent/IT1249832B/it

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/14—Two-way operation using the same type of signal, i.e. duplex
    • H04L5/16—Half-duplex systems; Simplex/duplex switching; Transmission of break signals non-automatically inverting the direction of transmission

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)

Abstract

Oggetto dell'invenzione è un bus di dati sincrono/asincrono in multiplex (109) in cui si usano tre linee di bus (C, T, R) per convogliare dati sincroni bidirezionali fra almeno due dispositivi di dati (605, 607, 609, 611 e/o 117) con una frequenza di dati relativamente bassa. Dati asincroni in semi duplex validi vengono applicati con una frequenza di trasferimento più elevata ad una delle tre linee di bus (R) quando soltanto una delle linee di bus (C) viene mantenuta in uno stato logico alto.
ITRM910600A 1990-08-06 1991-08-05 Bus di dati sincrono/asincrono in multiplex IT1249832B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/563,364 US5150359A (en) 1990-08-06 1990-08-06 Multiplexed synchronous/asynchronous data bus

Publications (3)

Publication Number Publication Date
ITRM910600A0 ITRM910600A0 (it) 1991-08-05
ITRM910600A1 ITRM910600A1 (it) 1993-02-05
IT1249832B true IT1249832B (it) 1995-03-28

Family

ID=24250212

Family Applications (1)

Application Number Title Priority Date Filing Date
ITRM910600A IT1249832B (it) 1990-08-06 1991-08-05 Bus di dati sincrono/asincrono in multiplex

Country Status (13)

Country Link
US (1) US5150359A (it)
JP (1) JP2958112B2 (it)
AU (1) AU629759B2 (it)
BR (1) BR9105818A (it)
CA (1) CA2066400C (it)
DE (2) DE4191735C2 (it)
FR (1) FR2665592B1 (it)
GB (1) GB2253769B (it)
IT (1) IT1249832B (it)
MX (1) MX9100520A (it)
RU (1) RU2105422C1 (it)
SE (1) SE9201050L (it)
WO (1) WO1992002993A1 (it)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5796962A (en) * 1991-05-17 1998-08-18 Theeus Logic Null convention bus
US5339395A (en) * 1992-09-17 1994-08-16 Delco Electronics Corporation Interface circuit for interfacing a peripheral device with a microprocessor operating in either a synchronous or an asynchronous mode
US5581793A (en) * 1993-08-24 1996-12-03 Micron Electronics, Inc. System for bypassing setup states in a bus operation
US5657482A (en) * 1993-08-24 1997-08-12 Micron Electronics, Inc. Automatic clock speed sensing system for determining the number of states needed for a time-dependent operation by sensing clock frequency
US5835785A (en) * 1994-11-14 1998-11-10 Motorola, Inc. Multiplexed three line synchronous/full-duplex asychronous data bus and method therefor
US6395379B1 (en) 1996-09-03 2002-05-28 Balzers Aktiengesellschaft Workpiece with wear-protective coating
KR100214624B1 (ko) * 1996-12-03 1999-08-02 구자홍 냉장고의 외부 표시장치
US5958024A (en) * 1997-08-29 1999-09-28 Advanced Micro Devices, Inc. System having a receive data register for storing at least nine data bits of frame and status bits indicating the status of asynchronous serial receiver
US6014036A (en) * 1997-11-20 2000-01-11 International Business Machines Corporation Bidirectional data transfer path having increased bandwidth
RU2169433C1 (ru) * 1999-10-05 2001-06-20 Клепиков Игорь Алексеевич Многофункциональная космическая телекоммуникационная система
US7257836B1 (en) * 2000-04-24 2007-08-14 Microsoft Corporation Security link management in dynamic networks
US7313151B2 (en) * 2002-02-06 2007-12-25 Transwitch Corporation Extendible asynchronous and synchronous interface bus for broadband access
US20170255588A1 (en) * 2016-03-07 2017-09-07 Qualcomm Incorporated Multiprotocol i3c common command codes
US12068783B2 (en) * 2020-11-02 2024-08-20 Cisco Technology, Inc. Dispersing data rate to mitigate electromagnetic interference

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US369516A (en) * 1887-09-06 Snap-hook
US3962553A (en) * 1973-03-29 1976-06-08 Motorola, Inc. Portable telephone system having a battery saver feature
US3990046A (en) * 1974-06-12 1976-11-02 Interactive Systems, Inc. Multiple terminal computer system with mixed terminal data reception rates
US4390963A (en) * 1980-09-15 1983-06-28 Motorola, Inc. Interface adapter architecture
US4369516A (en) * 1980-09-15 1983-01-18 Motorola, Inc. Self-clocking data transmission system
US4434461A (en) * 1980-09-15 1984-02-28 Motorola, Inc. Microprocessor with duplicate registers for processing interrupts
US4616314A (en) * 1983-05-12 1986-10-07 Motorola, Inc. Microcomputer controlled data receiver
US4639933A (en) * 1983-12-14 1987-01-27 General Electric Company Steering logic circuit for a digital data transceiver
US4680787A (en) * 1984-11-21 1987-07-14 Motorola, Inc. Portable radiotelephone vehicular converter and remote handset
US4725836A (en) * 1986-01-27 1988-02-16 Snap Systems, Inc. Series port connection of a plurality of terminals to a master processor
US5029233A (en) * 1987-10-09 1991-07-02 Motorola, Inc. Radio arrangement having two radios sharing circuitry
US4972432A (en) * 1989-01-27 1990-11-20 Motorola, Inc. Multiplexed synchronous/asynchronous data bus

Also Published As

Publication number Publication date
AU8326991A (en) 1992-03-02
GB2253769A (en) 1992-09-16
AU629759B2 (en) 1992-10-08
SE9201050L (sv) 1992-06-04
GB9207026D0 (en) 1992-05-27
US5150359A (en) 1992-09-22
JPH05502151A (ja) 1993-04-15
FR2665592A1 (fr) 1992-02-07
ITRM910600A0 (it) 1991-08-05
WO1992002993A1 (en) 1992-02-20
CA2066400C (en) 1996-09-24
DE4191735T (it) 1992-08-27
FR2665592B1 (fr) 1995-05-05
BR9105818A (pt) 1992-08-25
ITRM910600A1 (it) 1993-02-05
DE4191735C2 (de) 1994-11-10
SE9201050D0 (sv) 1992-04-03
RU2105422C1 (ru) 1998-02-20
MX9100520A (es) 1992-04-01
GB2253769B (en) 1995-03-22
JP2958112B2 (ja) 1999-10-06

Similar Documents

Publication Publication Date Title
IT1249832B (it) Bus di dati sincrono/asincrono in multiplex
CA2005508A1 (en) Multiplexed synchronous/asynchronous data bus
ATE245837T1 (de) Anwendungsprogrammierungsschnittstelle für datenübertragung und busverwaltung einer busstruktur
EP0700232A3 (en) A network interface
ITMI920529A1 (it) Buffer di uscita dati
GB2342021A (en) Method and dedicated frame buffers for receiving frames
FI944439L (fi) Puskurien osoitus tiedonsiirrossa, erityisesti videosiirrossa toistetuille tietolohkoille
ITRM920549A0 (it) Procedimento ed apparecchio per il trasferimento di dati fra apparecchiature principali ed apparecchiature periferiche.
EP0614279A3 (en) Surge tolerant output buffer circuit.
UA40009C2 (uk) Система радіотелефонного зв'язку для сполучення з мережею, яка працює у стандарті цифрової мережі з комплексними послугами, яка має дані про синхронізацію різних швидкостей
RU93054764A (ru) Система связи для сопряжени с сетью имеющей данные, синхронизируемые с различными скоростями
DE69212917D1 (de) Modem mit verbesserter Leitungsschnittstellenschaltung, insbesondere für Rechner
IT1240012B (it) Stadio d'uscita dati, del tipo cosiddetto buffer,a ridotto rumore verso massa per circuiti logici di tipo cmos
WO2003044652A3 (en) High-speed first-in-first-out buffer
GB9205767D0 (en) Address input buffer
JPS6352535A (ja) デジタル加入者回線伝送装置およびその方法
WO2001039515A3 (en) I2c opto-isolator circuit
CA2162015A1 (en) Multiplexed Synchronous/Asynchronous Data Bus and Method Therefor
NZ335275A (en) Method and equipment for transmitting terminal interface user data and status information and any other control or synchronisation information in a telecommunications system
GB9024084D0 (en) First-in-first-out buffer
ITMI913179A1 (it) Circuito di trasmissione di dati con linee di ingresso/uscita segmentate
EP0428089A3 (en) Subscriber node of a digital data transmission system
EP0169551A3 (en) Circuit arrangement for telecommunication exchanges, in particular for telephone exchanges, with information processing networks and traffic measuring devices
DE69205522D1 (de) Eingangspufferschaltung.
NO168680C (no) Abonnentlinje-tilpasningsmodem

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19960722