IT1256210B - Dispositivo di memoria a semiconduttore avente coppia di linee io che devono essere equalizzate e divise in blocchi e suo metodo di funzionamento - Google Patents

Dispositivo di memoria a semiconduttore avente coppia di linee io che devono essere equalizzate e divise in blocchi e suo metodo di funzionamento

Info

Publication number
IT1256210B
IT1256210B ITMI922918A ITMI922918A IT1256210B IT 1256210 B IT1256210 B IT 1256210B IT MI922918 A ITMI922918 A IT MI922918A IT MI922918 A ITMI922918 A IT MI922918A IT 1256210 B IT1256210 B IT 1256210B
Authority
IT
Italy
Prior art keywords
lines
pair
blocks
divided
equalized
Prior art date
Application number
ITMI922918A
Other languages
English (en)
Inventor
Yoshinori Inoue
Original Assignee
Yoshinori Inoue
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yoshinori Inoue filed Critical Yoshinori Inoue
Publication of ITMI922918A0 publication Critical patent/ITMI922918A0/it
Publication of ITMI922918A1 publication Critical patent/ITMI922918A1/it
Application granted granted Critical
Publication of IT1256210B publication Critical patent/IT1256210B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4094—Bit-line management or control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Databases & Information Systems (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

Nella DRAM divisa in una pluralità di blocchi (101-108) e funzionante sulla base di un blocco, ciascun circuito equalizzante (4, 18) è controllato in modo tale che l'abbandono dell'equalizzazione di una coppia di linee IO viene realizzata solamente in un blocco avente una cella di memoria da cui deve essere letto il dato per la lettura dei dati. Poiché un transistore MOS 40 fornito tra due linee IO (201, 202) che costituiscono ciascuna coppia di linee IO 2 per l'equalizzazione di queste linee ed il suo abbandono non viene commutato da acceso a spento inutilmente, la corrente consumata per la carica/scarica di una porta del transistore MOS (40) è considerevolmente ridotta in confronto ad un caso convenzionale.
ITMI922918A 1992-02-25 1992-12-21 Dispositivo di memoria a semiconduttore avente coppia di linee io che devono essere equalizzate e divise in blocchi e suo metodo di funzionamento IT1256210B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4037859A JPH05234366A (ja) 1992-02-25 1992-02-25 半導体記憶装置

Publications (3)

Publication Number Publication Date
ITMI922918A0 ITMI922918A0 (it) 1992-12-21
ITMI922918A1 ITMI922918A1 (it) 1994-06-21
IT1256210B true IT1256210B (it) 1995-11-29

Family

ID=12509279

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI922918A IT1256210B (it) 1992-02-25 1992-12-21 Dispositivo di memoria a semiconduttore avente coppia di linee io che devono essere equalizzate e divise in blocchi e suo metodo di funzionamento

Country Status (6)

Country Link
US (1) US5331595A (it)
JP (1) JPH05234366A (it)
KR (1) KR930018585A (it)
DE (1) DE4231169C2 (it)
IT (1) IT1256210B (it)
TW (1) TW204408B (it)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0157901B1 (ko) * 1995-10-05 1998-12-15 문정환 출력 제어 회로를 포함하는 디램
US5940337A (en) * 1997-10-23 1999-08-17 Integrated Silicon Solution, Inc. Method and apparatus for controlling memory address hold time
US6359826B1 (en) * 2000-11-20 2002-03-19 Silicon Access Technology, Inc. Method and a system for controlling a data sense amplifier for a memory chip
US20080241333A1 (en) * 2007-03-27 2008-10-02 Thomas Cina Foamy coating or topping compositions

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS589285A (ja) * 1981-07-08 1983-01-19 Toshiba Corp 半導体装置
KR880008330A (ko) * 1986-12-30 1988-08-30 강진구 스테이틱 램의 프리차아지 시스템
US4926384A (en) * 1988-01-25 1990-05-15 Visic, Incorporated Static ram with write recovery in selected portion of memory array
US4977373A (en) * 1988-04-18 1990-12-11 American Stress Technologies, Inc. Barkhausen noise method for determining biaxial stresses in ferromagnetic materials
US4932001A (en) * 1988-10-12 1990-06-05 Advanced Micro Devices, Inc. Reducing power consumption in on-chip memory devices
US5214610A (en) * 1989-09-22 1993-05-25 Texas Instruments Incorporated Memory with selective address transition detection for cache operation
JPH04310691A (ja) * 1991-04-08 1992-11-02 Hitachi Ltd 半導体記憶装置
JPH04368693A (ja) * 1991-06-17 1992-12-21 Hitachi Ltd 半導体記憶装置

Also Published As

Publication number Publication date
JPH05234366A (ja) 1993-09-10
ITMI922918A0 (it) 1992-12-21
DE4231169C2 (de) 1996-09-26
DE4231169A1 (de) 1993-08-26
ITMI922918A1 (it) 1994-06-21
TW204408B (en) 1993-04-21
US5331595A (en) 1994-07-19
KR930018585A (ko) 1993-09-22

Similar Documents

Publication Publication Date Title
US6424586B1 (en) Semiconductor integrated circuit device and method of activating same
JP4105976B2 (ja) メモリ装置におけるプリチャージレベルを制御するシステム
US6384674B2 (en) Semiconductor device having hierarchical power supply line structure improved in operating speed
IT1275463B (it) Tiristore bidirezionale con capacita' di disinserzione mos con una gate o porta singola
JP2003187580A5 (it)
WO2003012878A1 (fr) Dispositif semi-conducteur
IT1271946B (it) Dispositivo di memoria a semiconduttore con struttura a tripla zona a pozzetto
EP1120791A1 (en) Semiconductor device
KR20110102800A (ko) 메모리용 나노-센스 증폭기
JP5006334B2 (ja) セルフリフレッシュを用いた低消費電力の半導体集積回路
WO2000051184A1 (en) Semiconductor integrated circuit device
MY125924A (en) Minimal frame buffer manager for use in data storage devices
MY130341A (en) Semiconductor memory device and manufacturing method thereof
KR100488542B1 (ko) 비트라인 프리차아지 타임을 개선한 반도체 메모리 장치
TW326534B (en) Semiconductor memory device
IT1256210B (it) Dispositivo di memoria a semiconduttore avente coppia di linee io che devono essere equalizzate e divise in blocchi e suo metodo di funzionamento
TW374922B (en) Synchronous semiconductor memory device having controller for reducing current consumption of DQM input buffer
TW374172B (en) Semiconductor memory device
US7639066B2 (en) Circuit and method for suppressing gate induced drain leakage
EP0573046A3 (en) Semiconductor memory device with single data line pair shared between memory cell arrays
TW374177B (en) High speed semiconductor memory device
JP5363586B2 (ja) 回路に対する内部電荷の移動
DE602004017664D1 (de) Statische Direktzugriffspeicherzelle (SRAM) und Speichereinheit die diese enthält mit extrem niedrigem Leistungsverbrauch
TW344073B (en) Current limiting during block writes of memory circuits
US4316264A (en) Uniquely accessed RAM

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19961227