IT201900023091A1 - Sistema elettronico, procedimento di funzionamento e dispositivo elettronico corrispondenti - Google Patents
Sistema elettronico, procedimento di funzionamento e dispositivo elettronico corrispondentiInfo
- Publication number
- IT201900023091A1 IT201900023091A1 IT102019000023091A IT201900023091A IT201900023091A1 IT 201900023091 A1 IT201900023091 A1 IT 201900023091A1 IT 102019000023091 A IT102019000023091 A IT 102019000023091A IT 201900023091 A IT201900023091 A IT 201900023091A IT 201900023091 A1 IT201900023091 A1 IT 201900023091A1
- Authority
- IT
- Italy
- Prior art keywords
- operating procedure
- electronic device
- electronic system
- corresponding electronic
- electronic
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
- H04L12/40013—Details regarding a bus controller
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/12—Arrangements for remote connection or disconnection of substations or of equipment thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
- H04L12/40039—Details regarding the setting of the power status of a node according to activity on the bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L2012/40267—Bus for use in transportation systems
- H04L2012/40273—Bus for use in transportation systems the transportation system being a vehicle
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Small-Scale Networks (AREA)
- Information Transfer Systems (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT102019000023091A IT201900023091A1 (it) | 2019-12-05 | 2019-12-05 | Sistema elettronico, procedimento di funzionamento e dispositivo elettronico corrispondenti |
| EP20208968.6A EP3832951A1 (en) | 2019-12-05 | 2020-11-20 | An electronic system, corresponding method of operation and electronic device |
| US17/112,853 US11693445B2 (en) | 2019-12-05 | 2020-12-04 | Electronic system, corresponding method of operation and electronic device |
| CN202011439195.1A CN112925738B (zh) | 2019-12-05 | 2020-12-07 | 电子系统、对应的操作方法和电子设备 |
| US18/328,342 US12372996B2 (en) | 2019-12-05 | 2023-06-02 | Electronic system, corresponding method of operation and electronic device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT102019000023091A IT201900023091A1 (it) | 2019-12-05 | 2019-12-05 | Sistema elettronico, procedimento di funzionamento e dispositivo elettronico corrispondenti |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IT201900023091A1 true IT201900023091A1 (it) | 2021-06-05 |
Family
ID=69811838
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IT102019000023091A IT201900023091A1 (it) | 2019-12-05 | 2019-12-05 | Sistema elettronico, procedimento di funzionamento e dispositivo elettronico corrispondenti |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US11693445B2 (it) |
| EP (1) | EP3832951A1 (it) |
| CN (1) | CN112925738B (it) |
| IT (1) | IT201900023091A1 (it) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040085910A1 (en) * | 2002-11-01 | 2004-05-06 | Zarlink Semiconductor V.N. Inc. | Media access control device for high efficiency ethernet backplane |
| US20050013319A1 (en) * | 2003-07-14 | 2005-01-20 | Broadcom Corporation | Method and system for an integrated host PCI I/O bridge and dual port gigabit Ethernet controller |
| US20100083026A1 (en) * | 2008-09-26 | 2010-04-01 | Apple Inc. | Inter-processor communication channel including power-down functionality |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5892926A (en) * | 1996-12-30 | 1999-04-06 | Compaq Computer Corporation | Direct media independent interface connection system for network devices |
| US7339405B2 (en) * | 2006-02-02 | 2008-03-04 | Mediatek, Inc. | Clock rate adjustment apparatus and method for adjusting clock rate |
| JP5060081B2 (ja) * | 2006-08-09 | 2012-10-31 | 富士通株式会社 | フレームを暗号化して中継する中継装置 |
| JP6054541B2 (ja) * | 2012-10-29 | 2016-12-27 | クゥアルコム・インコーポレイテッドQualcomm Incorporated | 全二重差動対を有するusbインタフェース上のイーサネット(登録商標) |
| US10530560B2 (en) * | 2016-06-20 | 2020-01-07 | Nxp B.V. | Integrated circuit and method for processing synchronized network frames using a hardware synchronization circuit |
-
2019
- 2019-12-05 IT IT102019000023091A patent/IT201900023091A1/it unknown
-
2020
- 2020-11-20 EP EP20208968.6A patent/EP3832951A1/en active Pending
- 2020-12-04 US US17/112,853 patent/US11693445B2/en active Active
- 2020-12-07 CN CN202011439195.1A patent/CN112925738B/zh active Active
-
2023
- 2023-06-02 US US18/328,342 patent/US12372996B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040085910A1 (en) * | 2002-11-01 | 2004-05-06 | Zarlink Semiconductor V.N. Inc. | Media access control device for high efficiency ethernet backplane |
| US20050013319A1 (en) * | 2003-07-14 | 2005-01-20 | Broadcom Corporation | Method and system for an integrated host PCI I/O bridge and dual port gigabit Ethernet controller |
| US20100083026A1 (en) * | 2008-09-26 | 2010-04-01 | Apple Inc. | Inter-processor communication channel including power-down functionality |
Non-Patent Citations (5)
| Title |
|---|
| DAVOR TOMLJENOVIC ET AL.: "Performance Analysis of Protocol Stack for Inter-Processor Ethernet Communication in Automotive Industry", 2018 ZOOMING INNOVATION IN CONSUMER TECHNOLOGIES CONFERENCE (ZINC, 30 May 2018 (2018-05-30) |
| DENG HONG-DE ET AL.: "The Data Transmission System Design between Intelligent Multi-serial Port and Ethernet Based on ARM and FPGA", 2012 SECOND INTERNATIONAL CONFERENCE ON INSTRUMENTATION, MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL, 8 December 2012 (2012-12-08) |
| TAO YONGCHAO ET AL.: "A real-time communication platform based on processor separation and virtual machine technology", 2ND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND MEASUREMENT, SENSOR NETWORK AND AUTOMATION (IMSNA, 2013 |
| WANG GANG ET AL.: "Design of Multiprocessor Parallel SystemBase on Switched Ethernet", 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT AND INSTRUMENTS, 16 August 2007 (2007-08-16) |
| ZHANG KE ET AL.: "Design of a network-processor-based intelligent secure IAD", 2008 INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION, 20 June 2008 (2008-06-20) |
Also Published As
| Publication number | Publication date |
|---|---|
| US12372996B2 (en) | 2025-07-29 |
| CN112925738A (zh) | 2021-06-08 |
| US20210181783A1 (en) | 2021-06-17 |
| US20230324948A1 (en) | 2023-10-12 |
| EP3832951A1 (en) | 2021-06-09 |
| CN112925738B (zh) | 2024-10-01 |
| US11693445B2 (en) | 2023-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3701463A4 (en) | BLOCK CHAIN DATA PROCESSING METHODS, APPARATUS, DEVICES AND SYSTEMS | |
| EP3701458A4 (en) | BLOCKCHAIN DATA PROCESSING METHODS, APPARATUS, PROCESSING DEVICES AND SYSTEMS | |
| CL2020002916S1 (es) | Dispositivo electrónico. | |
| EP3696538A4 (en) | IMAGING DEVICE, IMAGING PROCESS, AND IMAGING SYSTEM | |
| EP3611949A4 (en) | KEY CONFIGURATION METHOD, APPARATUS AND SYSTEM | |
| EP3845923A4 (en) | DETECTION METHOD, DEVICE AND SYSTEM | |
| KR102528125B9 (ko) | 정보 처리 방법, 장치 및 기기 | |
| EP3681201A4 (en) | DATA FORWARDING METHOD, DEVICE AND SYSTEM | |
| EP3654724A4 (en) | RANDOM ACCESS METHOD, DEVICE AND SYSTEM | |
| IT201700062788A1 (it) | Sistema di elaborazione, relativo circuito integrato, dispositivo e procedimento | |
| EP3592048A4 (en) | POWER DETERMINATION METHOD, DEVICE, AND SYSTEM | |
| EP3446172A4 (en) | DISPLAY APPARATUS, DISPLAY SYSTEM COMPRISING SUCH APPARATUS, AND IMAGE DISPLAY METHOD THEREOF | |
| EP3570582A4 (en) | ENTITY CONFIGURATION METHOD, DEVICE, AND SYSTEM, AND CU-U | |
| IT201700100359A1 (it) | Circuito amplificatore, sistema e dispositivo corrispondenti | |
| IT201700062830A1 (it) | Sistema di elaborazione, relativo circuito integrato, dispositivo e procedimento | |
| IT201700050166A1 (it) | Sistema di elaborazione, relativo circuito integrato, dispositivo e procedimento | |
| EP3702280A4 (en) | FLIGHT DEVICE, FLIGHT SYSTEM AND INFORMATION PROCESSING DEVICE | |
| PT3781726T (pt) | Sistema fotovoltaico-eletroquímico (pv-ec) | |
| IT201800001633A1 (it) | Sistema di elaborazione, relativo circuito integrato, dispositivo e procedimento | |
| IT201700043174A1 (it) | Metodo e sistema di certificazione di georeferenziazione per dispositivi mobili. | |
| EP4071495A4 (en) | METHOD, APPARATUS AND POSITIONING SYSTEM | |
| EP4072167C0 (en) | METHOD, APPARATUS AND POSITIONING SYSTEM | |
| EP3848839A4 (en) | INFORMATION PROCESSING SYSTEM, INFORMATION PROCESSING PROCESS, TERMINAL DEVICE, AND INFORMATION PROCESSING DEVICE | |
| IL286330A (en) | Casing for apparatus, apparatus and method | |
| EP3662398A4 (en) | ELECTRONIC DEVICE, ELECTRONIC SYSTEM AND ASSOCIATED CONTROL PROCEDURE |