ITMI20031643A1 - Circuito ad anello ad aggancio di ritardo per correggere - Google Patents

Circuito ad anello ad aggancio di ritardo per correggere

Info

Publication number
ITMI20031643A1
ITMI20031643A1 IT001643A ITMI20031643A ITMI20031643A1 IT MI20031643 A1 ITMI20031643 A1 IT MI20031643A1 IT 001643 A IT001643 A IT 001643A IT MI20031643 A ITMI20031643 A IT MI20031643A IT MI20031643 A1 ITMI20031643 A1 IT MI20031643A1
Authority
IT
Italy
Prior art keywords
correct
ring circuit
latch attachment
latch
attachment
Prior art date
Application number
IT001643A
Other languages
English (en)
Inventor
Geun-Hee Cho
Kyu-Hyoun Kim
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI20031643A1 publication Critical patent/ITMI20031643A1/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Dram (AREA)
  • Pulse Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
IT001643A 2002-10-05 2003-08-08 Circuito ad anello ad aggancio di ritardo per correggere ITMI20031643A1 (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2002-0060814A KR100486268B1 (ko) 2002-10-05 2002-10-05 내부에서 자체적으로 듀티싸이클 보정을 수행하는지연동기루프 회로 및 이의 듀티싸이클 보정방법

Publications (1)

Publication Number Publication Date
ITMI20031643A1 true ITMI20031643A1 (it) 2004-04-06

Family

ID=32026121

Family Applications (1)

Application Number Title Priority Date Filing Date
IT001643A ITMI20031643A1 (it) 2002-10-05 2003-08-08 Circuito ad anello ad aggancio di ritardo per correggere

Country Status (7)

Country Link
US (1) US7184509B2 (it)
JP (1) JP4447874B2 (it)
KR (1) KR100486268B1 (it)
CN (1) CN100530968C (it)
DE (1) DE10336300B4 (it)
IT (1) ITMI20031643A1 (it)
TW (1) TWI281321B (it)

Families Citing this family (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3859624B2 (ja) * 2003-07-31 2006-12-20 エルピーダメモリ株式会社 遅延回路と遅延同期ループ装置
US7046058B1 (en) * 2003-09-24 2006-05-16 Integrated Device Technology, Ltd. Delayed-locked loop with fine and coarse control using cascaded phase interpolator and variable delay circuit
KR100605604B1 (ko) * 2003-10-29 2006-07-28 주식회사 하이닉스반도체 지연 고정 루프 및 그 제어 방법
KR100578232B1 (ko) * 2003-10-30 2006-05-12 주식회사 하이닉스반도체 지연 고정 루프
KR100554981B1 (ko) * 2003-11-20 2006-03-03 주식회사 하이닉스반도체 지연 고정 루프
KR100673885B1 (ko) * 2004-04-27 2007-01-26 주식회사 하이닉스반도체 반도체 기억 소자의 듀티 싸이클 교정 장치 및 그 방법
KR100645461B1 (ko) * 2004-06-30 2006-11-15 주식회사 하이닉스반도체 듀티 싸이클 교정이 가능한 디지털 지연 고정 루프 및그의 제어 방법
JPWO2006030905A1 (ja) * 2004-09-17 2008-05-15 日本電気株式会社 クロック生成回路、及びクロック生成方法
US7116143B2 (en) * 2004-12-30 2006-10-03 Micron Technology, Inc. Synchronous clock generator including duty cycle correction
KR100713082B1 (ko) 2005-03-02 2007-05-02 주식회사 하이닉스반도체 클럭의 듀티 비율을 조정할 수 있는 지연 고정 루프
KR100696957B1 (ko) * 2005-03-31 2007-03-20 주식회사 하이닉스반도체 클럭 듀티 조정 회로, 이를 이용한 지연 고정 루프 회로 및그 방법
KR100668853B1 (ko) * 2005-06-30 2007-01-16 주식회사 하이닉스반도체 듀티비 보정 장치
KR100701423B1 (ko) * 2005-09-29 2007-03-30 주식회사 하이닉스반도체 듀티 보정 장치
KR100810070B1 (ko) * 2005-09-29 2008-03-06 주식회사 하이닉스반도체 지연고정루프
US7322001B2 (en) * 2005-10-04 2008-01-22 International Business Machines Corporation Apparatus and method for automatically self-calibrating a duty cycle circuit for maximum chip performance
DE102006051292B4 (de) * 2005-10-26 2010-08-19 Samsung Electronics Co., Ltd. Takterzeugungsschaltung, Multiphasen-Takterzeuger, Speicherelement, Verfahren zum Erzeugen von Taktsignalen und Verfahren zum Verriegeln der Phase
KR100714892B1 (ko) * 2005-10-26 2007-05-04 삼성전자주식회사 클럭신호 발생기 및 이를 구비한 위상 및 지연 동기 루프
US7379382B2 (en) 2005-10-28 2008-05-27 Micron Technology, Inc. System and method for controlling timing of output signals
KR100766373B1 (ko) * 2005-12-28 2007-10-11 주식회사 하이닉스반도체 반도체 메모리의 클럭 발생장치
US7439788B2 (en) * 2005-12-28 2008-10-21 Intel Corporation Receive clock deskewing method, apparatus, and system
KR100759786B1 (ko) * 2006-02-01 2007-09-20 삼성전자주식회사 반도체 장치의 지연동기루프 회로 및 지연동기루프제어방법
JP2007243735A (ja) * 2006-03-09 2007-09-20 Elpida Memory Inc Ｄｌｌ回路及びそれを備えた半導体装置
US7724857B2 (en) * 2006-03-15 2010-05-25 Agere Systems Inc. Method and apparatus for improving linearity in clock and data recovery systems
KR100776903B1 (ko) 2006-04-24 2007-11-19 주식회사 하이닉스반도체 지연 고정 루프
US7363178B2 (en) * 2006-05-01 2008-04-22 International Business Machines Corporation Method and apparatus for measuring the relative duty cycle of a clock signal
KR100800150B1 (ko) * 2006-06-30 2008-02-01 주식회사 하이닉스반도체 지연 고정 루프 장치
JP4658097B2 (ja) * 2006-07-27 2011-03-23 パナソニック株式会社 パルス同期復調装置
KR100809692B1 (ko) * 2006-08-01 2008-03-06 삼성전자주식회사 작은 지터를 갖는 지연동기 루프 회로 및 이의 지터감소방법
KR100824790B1 (ko) * 2006-08-21 2008-04-24 삼성전자주식회사 클록 체배기 및 이를 포함하는 클록 생성기
KR100806140B1 (ko) * 2006-09-01 2008-02-22 주식회사 하이닉스반도체 반도체 메모리 장치
KR100812602B1 (ko) * 2006-09-29 2008-03-13 주식회사 하이닉스반도체 반도체 메모리 장치 및 그 구동방법
JP2008099002A (ja) * 2006-10-12 2008-04-24 Elpida Memory Inc Ｄｌｌ回路
KR100808055B1 (ko) 2006-10-31 2008-02-28 주식회사 하이닉스반도체 반도체 소자의 지연 고정 루프와 그의 구동 방법
KR100857429B1 (ko) * 2006-12-18 2008-09-09 주식회사 하이닉스반도체 반도체 메모리 장치의 지연 고정 루프 회로
US7388795B1 (en) * 2006-12-28 2008-06-17 Intel Corporation Modular memory controller clocking architecture
KR100857436B1 (ko) * 2007-01-24 2008-09-10 주식회사 하이닉스반도체 Ｄｌｌ 회로 및 그 제어 방법
KR100863001B1 (ko) * 2007-02-09 2008-10-13 주식회사 하이닉스반도체 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법
KR100825800B1 (ko) * 2007-02-12 2008-04-29 삼성전자주식회사 딜레이 매트릭스를 구비하는 광대역 다중 위상 출력지연동기 루프 회로
KR100868014B1 (ko) * 2007-02-12 2008-11-11 주식회사 하이닉스반도체 듀티 사이클 보정 회로 및 그 제어 방법
KR100897254B1 (ko) * 2007-04-12 2009-05-14 주식회사 하이닉스반도체 듀티 사이클 보정 회로 및 방법
KR100892635B1 (ko) * 2007-04-12 2009-04-09 주식회사 하이닉스반도체 듀티 사이클 보정 회로
KR100857447B1 (ko) * 2007-05-11 2008-09-10 주식회사 하이닉스반도체 Ｄｌｌ 회로
KR100886354B1 (ko) * 2007-05-17 2009-03-03 삼성전자주식회사 다중 위상 클럭신호를 사용하는 통신 시스템 및 통신 방법
KR100857449B1 (ko) * 2007-06-28 2008-09-10 주식회사 하이닉스반도체 반도체 메모리 장치의 ｄｌｌ 회로
US7728636B2 (en) * 2007-08-14 2010-06-01 Qimonda Ag Clock signal synchronizing device with inherent duty-cycle correction capability
US7870415B2 (en) * 2007-08-24 2011-01-11 Analog Devices, Inc. Clock processors in high-speed signal converter systems with data clock aligner sharing error signal produced in duty cycle stabilizer
JP2009089391A (ja) 2007-09-28 2009-04-23 Hynix Semiconductor Inc フリップフロップ及びこれを用いたデューティ比補正回路
US7821315B2 (en) * 2007-11-08 2010-10-26 Qualcomm Incorporated Adjustable duty cycle circuit
US7907661B2 (en) * 2007-11-14 2011-03-15 Intel Corporation Testability technique for phase interpolators
KR100930405B1 (ko) * 2007-12-11 2009-12-08 주식회사 하이닉스반도체 지연 고정 루프의 지연 회로 및 그 제어 방법
US8004335B2 (en) * 2008-02-11 2011-08-23 International Business Machines Corporation Phase interpolator system and associated methods
KR101013444B1 (ko) * 2008-03-14 2011-02-14 주식회사 하이닉스반도체 듀티 사이클 보정 장치 및 이를 포함하는 반도체 집적 회로
US8970272B2 (en) 2008-05-15 2015-03-03 Qualcomm Incorporated High-speed low-power latches
KR100942977B1 (ko) * 2008-05-19 2010-02-17 주식회사 하이닉스반도체 듀티비 보정회로
KR100933805B1 (ko) * 2008-06-30 2009-12-24 주식회사 하이닉스반도체 듀티비 보정회로 및 그를 포함하는 지연고정루프회로
JP5451012B2 (ja) * 2008-09-04 2014-03-26 ピーエスフォー ルクスコ エスエイアールエル Ｄｌｌ回路及びその制御方法
US8212610B2 (en) * 2008-09-19 2012-07-03 Altera Corporation Techniques for digital loop filters
KR100956785B1 (ko) * 2008-10-31 2010-05-12 주식회사 하이닉스반도체 Ｄｌｌ 회로 및 그 제어 방법
KR101097467B1 (ko) * 2008-11-04 2011-12-23 주식회사 하이닉스반도체 듀티 감지 회로 및 이를 포함하는 듀티 보정 회로
KR101004675B1 (ko) * 2008-12-26 2011-01-04 주식회사 하이닉스반도체 지연고정루프회로 및 지연고정루프회로의 동작방법
WO2010097846A1 (ja) * 2009-02-26 2010-09-02 パナソニック株式会社 位相調整回路
KR20100099545A (ko) * 2009-03-03 2010-09-13 삼성전자주식회사 지연동기회로 및 그를 포함하는 반도체 메모리 장치
KR101100812B1 (ko) * 2009-05-19 2012-01-02 투원퓨어텍 주식회사 퇴적물 준설이 가능한 비점오염원 저감시설
US8847638B2 (en) 2009-07-02 2014-09-30 Qualcomm Incorporated High speed divide-by-two circuit
KR20110003189A (ko) * 2009-07-03 2011-01-11 삼성전자주식회사 듀티 사이클 에러 보정 회로
US8791740B2 (en) 2009-07-16 2014-07-29 Qualcomm Incorporated Systems and methods for reducing average current consumption in a local oscillator path
US8552778B2 (en) 2009-09-24 2013-10-08 Freescale Semiconductor, Inc. Duty cycle corrector and duty cycle correction method
KR101030275B1 (ko) * 2009-10-30 2011-04-20 주식회사 하이닉스반도체 듀티 보정 회로 및 이를 포함하는 클럭 보정 회로
KR101046245B1 (ko) 2009-11-30 2011-07-04 주식회사 하이닉스반도체 듀티 보정 회로
CN102142268B (zh) * 2010-02-02 2014-04-30 慧荣科技股份有限公司 控制装置与其相关控制方法
KR101040245B1 (ko) 2010-02-24 2011-06-09 주식회사 하이닉스반도체 반도체 장치
JP2011199617A (ja) * 2010-03-19 2011-10-06 Elpida Memory Inc クロック生成回路及びこれを備える半導体装置、並びに、クロック信号の生成方法
US8854098B2 (en) 2011-01-21 2014-10-07 Qualcomm Incorporated System for I-Q phase mismatch detection and correction
KR101041716B1 (ko) * 2011-01-26 2011-06-14 신명옥 초기강우 비점오염원 처리시스템 및 방법
US8949652B2 (en) 2011-11-03 2015-02-03 Nvidia Corporation Glitchless programmable clock shaper
TWI448081B (zh) * 2012-01-20 2014-08-01 Nat Univ Chung Cheng All-digital clock correction circuit and method thereof
US9154077B2 (en) 2012-04-12 2015-10-06 Qualcomm Incorporated Compact high frequency divider
US8742807B1 (en) * 2012-05-24 2014-06-03 Ambarella, Inc. Low supply voltage analog phase interpolator
US9954517B2 (en) 2012-11-06 2018-04-24 Micron Technology, Inc. Apparatuses and methods for duty cycle adjustment
KR20140069978A (ko) * 2012-11-30 2014-06-10 에스케이하이닉스 주식회사 반도체 장치 및 이의 듀티비 보정 방법
EP3014770B1 (en) * 2013-06-28 2020-01-01 Intel Corporation Pulse width modular for voltage regulator
US9413338B2 (en) 2014-05-22 2016-08-09 Micron Technology, Inc. Apparatuses, methods, and circuits including a duty cycle adjustment circuit
US9584107B2 (en) * 2014-11-26 2017-02-28 Taiwan Semiconductor Manufacturing Company, Ltd. Delay line circuit
KR20160076200A (ko) * 2014-12-22 2016-06-30 에스케이하이닉스 주식회사 듀티 싸이클 검출 회로 및 방법
US9634652B1 (en) * 2015-02-06 2017-04-25 Marvell International Ltd. Method and apparatus for configuring delay lines
CN105743463B (zh) * 2016-03-16 2019-03-01 珠海全志科技股份有限公司 时钟占空比校准及倍频电路
CN108123705B (zh) * 2016-11-29 2021-01-19 比亚迪股份有限公司 信号的同步控制方法和装置
CN106921370B (zh) * 2017-02-20 2021-04-13 江苏旭微科技有限公司 时钟信号的占空比调整电路
WO2018182585A1 (en) 2017-03-29 2018-10-04 Intel IP Corporation Multiphase signal generators, frequency multipliers, mixed signal circuits, and methods for generating phase shifted signals
JP2019053444A (ja) 2017-09-13 2019-04-04 東芝メモリ株式会社 半導体集積回路及び半導体装置
KR102548858B1 (ko) 2017-11-27 2023-06-28 삼성전자주식회사 듀티 사이클 보정기 및 그 동작 방법
KR20190068033A (ko) * 2017-12-08 2019-06-18 삼성전자주식회사 지연 고정 루프 회로 및 지연 고정 루프 회로의 구동 방법
KR102549549B1 (ko) * 2018-03-12 2023-07-03 에스케이하이닉스 주식회사 듀티 싸이클 보정 회로
CN111585547B (zh) * 2019-02-15 2023-04-07 群联电子股份有限公司 信号校正电路、存储器存储装置及信号校正方法
CN113852370B (zh) * 2020-06-28 2026-03-03 深圳市中兴微电子技术有限公司 一种相位抖动补偿方法、模块和数字锁相环
CN113972910B (zh) * 2020-07-24 2025-07-04 瑞昱半导体股份有限公司 频率控制装置与频率控制方法
KR102845124B1 (ko) 2021-04-20 2025-08-12 삼성전자주식회사 직교 에러 정정 회로 및 이를 포함하는 반도체 메모리 장치
US11392163B1 (en) * 2021-09-23 2022-07-19 Apple Inc. On-chip supply ripple tolerant clock distribution
CN115116506B (zh) * 2022-07-19 2025-08-15 东芯半导体股份有限公司 一种占空比调节器

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6570944B2 (en) * 2001-06-25 2003-05-27 Rambus Inc. Apparatus for data recovery in a synchronous chip-to-chip system
JPS6481526A (en) * 1987-09-24 1989-03-27 Nec Corp Dll circuit
AU1841895A (en) * 1994-02-15 1995-08-29 Rambus Inc. Delay-locked loop
US5810900A (en) 1995-01-18 1998-09-22 Owens-Brockway Glass Container Inc. Method and apparatus for delivering a cased glass stream
US5757218A (en) * 1996-03-12 1998-05-26 International Business Machines Corporation Clock signal duty cycle correction circuit and method
JP3688392B2 (ja) 1996-05-31 2005-08-24 三菱電機株式会社 波形整形装置およびクロック供給装置
US6125157A (en) 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
JP3678570B2 (ja) 1998-01-17 2005-08-03 日本電気株式会社 半導体集積回路
US6133861A (en) * 1998-05-20 2000-10-17 Marvell Technology Group Selectable delay circuit having immunity to variations in fabrication and operating condition for write precompensation in a read/write channel
KR100520658B1 (ko) * 1998-06-30 2005-11-30 주식회사 하이닉스반도체 디지털 듀티율 정정 회로
KR100366618B1 (ko) * 2000-03-31 2003-01-09 삼성전자 주식회사 클럭 신호의 듀티 사이클을 보정하는 지연 동기 루프 회로및 지연 동기 방법
KR100360403B1 (ko) * 2000-04-10 2002-11-13 삼성전자 주식회사 듀티 싸이클 보정회로 및 방법
US7042971B1 (en) * 2001-06-12 2006-05-09 Lsi Logic Corporation Delay-locked loop with built-in self-test of phase margin
US6731147B2 (en) * 2001-10-29 2004-05-04 Cypress Semiconductor Corp. Method and architecture for self-clocking digital delay locked loop
US6671652B2 (en) * 2001-12-26 2003-12-30 Hewlett-Packard Devlopment Company, L.P. Clock skew measurement circuit on a microprocessor die
US6911853B2 (en) * 2002-03-22 2005-06-28 Rambus Inc. Locked loop with dual rail regulation

Also Published As

Publication number Publication date
US7184509B2 (en) 2007-02-27
JP2004129255A (ja) 2004-04-22
JP4447874B2 (ja) 2010-04-07
TWI281321B (en) 2007-05-11
DE10336300A1 (de) 2004-04-15
KR100486268B1 (ko) 2005-05-03
TW200414686A (en) 2004-08-01
KR20040031389A (ko) 2004-04-13
DE10336300B4 (de) 2006-03-02
US20040066873A1 (en) 2004-04-08
CN100530968C (zh) 2009-08-19
CN1487669A (zh) 2004-04-07

Similar Documents

Publication Publication Date Title
DE60318143D1 (de) Nadelschutzanordnung
EP1536291A4 (en) Removing solution
DE60229207D1 (de) Feldemissionsanzeige
DE50307654D1 (de) Vormischbrenner
DE60303366D1 (de) Verbessertes bukkalrohr
ITTO20020723A0 (it) Struttura di manto erboso sintetico
DE60322991D1 (de) Diodeanordnung
DK1492934T3 (da) Dørenhed
ITMI20040918A1 (it) Circuito oscillatore ad anello
DE60324491D1 (de) Kultivator
DE10347306B4 (de) Schirmanbindung
ITRM20020305A1 (it) Camptotecine con anello lattonico modificato.
DE10391566D2 (de) Kupplungsanordnung
FIU20020046U0 (fi) Ammesovitelma
DE10391977D2 (de) Batterieanordnung
FR2838029B1 (fr) Bague
ATA5212002A (de) Teleskop
DE602004032200D1 (de) Strahlungsbildwandler
EP1498386A4 (en) MICROFINE SELF-AGGREGATED UNIT
DE60212129D1 (de) Befestigungsmittel mit Bajonettsicherung
ITMI20030484A1 (it) Circuito ad anello ad aggancio di fase con iniezione
ITMI20031067A1 (it) Asta estendibile ad elevata flessibilita'.
SE0200228D0 (sv) Insulin-secretagogues
ITTO20020290A1 (it) Anello
ITMI20020120V0 (it) Struttura di fibbia ad elevata semplicita' di aggancio