ITMI910351A0 - Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa - Google Patents

Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa

Info

Publication number
ITMI910351A0
ITMI910351A0 IT91MI351A ITMI910351A ITMI910351A0 IT MI910351 A0 ITMI910351 A0 IT MI910351A0 IT 91MI351 A IT91MI351 A IT 91MI351A IT MI910351 A ITMI910351 A IT MI910351A IT MI910351 A0 ITMI910351 A0 IT MI910351A0
Authority
IT
Italy
Prior art keywords
tunnel
procedure
forming
shaped structure
dram cell
Prior art date
Application number
IT91MI351A
Other languages
English (en)
Inventor
Rho Byunghyug
Daejei Jin
Byunghyug Rho
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI910351A0 publication Critical patent/ITMI910351A0/it
Publication of ITMI910351A1 publication Critical patent/ITMI910351A1/it
Application granted granted Critical
Publication of IT1245152B publication Critical patent/IT1245152B/it

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/318—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
ITMI910351A 1990-11-01 1991-02-12 Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa IT1245152B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900017706A KR930005741B1 (ko) 1990-11-01 1990-11-01 터널구조의 디램 셀 및 그의 제조방법

Publications (3)

Publication Number Publication Date
ITMI910351A0 true ITMI910351A0 (it) 1991-02-12
ITMI910351A1 ITMI910351A1 (it) 1992-08-12
IT1245152B IT1245152B (it) 1994-09-13

Family

ID=19305570

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI910351A IT1245152B (it) 1990-11-01 1991-02-12 Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa

Country Status (7)

Country Link
US (1) US5262663A (it)
JP (1) JPH0831572B2 (it)
KR (1) KR930005741B1 (it)
DE (1) DE4101940A1 (it)
FR (1) FR2668856B1 (it)
GB (1) GB2249429A (it)
IT (1) IT1245152B (it)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930015002A (ko) * 1991-12-18 1993-07-23 김광호 반도체 메모리 장치 및 그 제조방법
KR960003498B1 (ko) * 1992-06-18 1996-03-14 금성일렉트론주식회사 반도체장치의 캐패시터 제조방법
KR950002202B1 (ko) * 1992-07-01 1995-03-14 현대전자산업주식회사 적층 박막 트랜지스터 제조방법
JP3703885B2 (ja) 1995-09-29 2005-10-05 株式会社東芝 半導体記憶装置とその製造方法
KR100289749B1 (ko) * 1998-05-12 2001-05-15 윤종용 도전패드형성방법
US6211036B1 (en) 1998-09-04 2001-04-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having an improved capacitor structure, and a method of manufacturing the same
JP4711063B2 (ja) * 2005-09-21 2011-06-29 セイコーエプソン株式会社 半導体装置
US10079290B2 (en) 2016-12-30 2018-09-18 United Microelectronics Corp. Semiconductor device having asymmetric spacer structures

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR920005632B1 (ko) * 1987-03-20 1992-07-10 가부시기가이샤 히다찌세이사꾸쇼 다층 산화 실리콘 질화 실리콘 유전체의 반도체장치 및 그의 제조방법
JPH06105770B2 (ja) * 1988-02-04 1994-12-21 日本電気株式会社 ダイナミック型半導体記憶装置
JPH01302852A (ja) * 1988-05-31 1989-12-06 Fujitsu Ltd 半導体メモリのメモリセル構造
JP2742271B2 (ja) * 1988-09-30 1998-04-22 株式会社日立製作所 半導体記憶装置及びその製造方法
JPH0294471A (ja) * 1988-09-30 1990-04-05 Toshiba Corp 半導体記憶装置およびその製造方法
JP2586182B2 (ja) * 1989-05-31 1997-02-26 日本電気株式会社 半導体メモリセルおよびその製造方法

Also Published As

Publication number Publication date
US5262663A (en) 1993-11-16
GB9100820D0 (en) 1991-02-27
FR2668856A1 (fr) 1992-05-07
KR930005741B1 (ko) 1993-06-24
JPH0831572B2 (ja) 1996-03-27
IT1245152B (it) 1994-09-13
JPH065802A (ja) 1994-01-14
KR920010909A (ko) 1992-06-27
DE4101940A1 (de) 1992-05-07
ITMI910351A1 (it) 1992-08-12
FR2668856B1 (fr) 1997-07-11
GB2249429A (en) 1992-05-06

Similar Documents

Publication Publication Date Title
DE69328342D1 (de) Halbleiterspeicherzelle
DE69121760D1 (de) Halbleiterspeicherzelle
ITMI912535A1 (it) Procedimento per fabbricare un condensatore a cella di dram e struttura di esso
BG97381A (bg) Еднобитова запомняща клетка
FI944602A7 (fi) Farmaseuttisesti aktiiviset bisyklis-heterosykliset amiinit
NO933118D0 (no) Dyrkningsbeholder for cellekulturer
IT9021289A0 (it) Blocco particolarmente per la realizzazione di muri di contenimento a secco
IT1193349B (it) Cella di memorizzazione per una memoria statica e memoria statica comprendente tale cella
ITRM960385A0 (it) Cella elettrolitica
FI930150L (fi) Menetelmä terapeuttisesti aktiivisten indolijohdannaisten valmistamiseksi
DE69221374D1 (de) Stromspeicherzelle
IT9009454A0 (it) Cella di memoria statica ad accesso casuale a quattro transistori
FI910254A7 (fi) Oraalisesti aktiivisia reniini-inhibiittoreita
FI924642L (fi) Menetelmä terapeuttisesti aktiivisten 3-indolyylitioasetaattijohdannaisten valmistamiseksi
ITMI910351A1 (it) Cella dram avente una struttura sagomata a tunnel e procedimento di formazione di essa
FI916058A7 (fi) Menetelmä terapeuttisesti aktiivisten dihydrobentsofuraanikarboksamidien valmistamiseksi
DE69124010D1 (de) Halbleiterspeicherzelle
DK165428C (da) Lystaet kassette og fremgangsmaade til at pakke ruller af lysfoelsomt materiale i kassetten
DE69229717D1 (de) Matrix von Graben-DRAM-Zellen
DE69132402D1 (de) Nichtflüchtige halbleitende Speicherzellmatrix
IT1149404B (it) Cella di refrigerazione perfezionata
ITMI910132A0 (it) Cella dram avente una struttura ad alette perfezionata e procedimento di formazione di essa
ITMI912981A1 (it) Procedimento ed apparecchiatura per fabbricare un supporto di elettrolita solido di cella elettrochimica
IT1238313B (it) Memoria tampone in tandem
EP0714100A3 (en) Synchronous memory device

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970225