ITRM20070167A1 - Non-volatile multilevel memory cell programming - Google Patents
Non-volatile multilevel memory cell programmingInfo
- Publication number
- ITRM20070167A1 ITRM20070167A1 IT000167A ITRM20070167A ITRM20070167A1 IT RM20070167 A1 ITRM20070167 A1 IT RM20070167A1 IT 000167 A IT000167 A IT 000167A IT RM20070167 A ITRM20070167 A IT RM20070167A IT RM20070167 A1 ITRM20070167 A1 IT RM20070167A1
- Authority
- IT
- Italy
- Prior art keywords
- memory cell
- multilevel memory
- cell programming
- volatile multilevel
- volatile
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3404—Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3468—Prevention of overerasure or overprogramming, e.g. by verifying whilst erasing or writing
- G11C16/3486—Circuits or methods to prevent overprogramming of nonvolatile memory cells, e.g. by detecting onset or cessation of current flow in cells and using the detector output to terminate programming
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/562—Multilevel memory programming aspects
- G11C2211/5621—Multilevel programming verification
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/562—Multilevel memory programming aspects
- G11C2211/5625—Self-converging multilevel programming
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT000167A ITRM20070167A1 (it) | 2007-03-27 | 2007-03-27 | Non-volatile multilevel memory cell programming |
| US12/038,445 US7692971B2 (en) | 2007-03-27 | 2008-02-27 | Non-volatile multilevel memory cell programming |
| KR1020097020150A KR101117413B1 (ko) | 2007-03-27 | 2008-03-28 | 레벨당 2개 이상의 검증 전압들로 프로그래밍하는 비휘발성 멀티레벨 메모리 셀 |
| CN2008800099166A CN101652815B (zh) | 2007-03-27 | 2008-03-28 | 每级具有多于两个检验电压的非易失性多级存储器单元编程 |
| PCT/US2008/004114 WO2008121351A1 (en) | 2007-03-27 | 2008-03-28 | Non-volatile multilevel memory cell programming with more than two verify voltages per level |
| US12/718,290 US7944757B2 (en) | 2007-03-27 | 2010-03-05 | Non-volatile multilevel memory cell programming |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT000167A ITRM20070167A1 (it) | 2007-03-27 | 2007-03-27 | Non-volatile multilevel memory cell programming |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ITRM20070167A1 true ITRM20070167A1 (it) | 2008-09-29 |
Family
ID=39794028
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IT000167A ITRM20070167A1 (it) | 2007-03-27 | 2007-03-27 | Non-volatile multilevel memory cell programming |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US7692971B2 (it) |
| KR (1) | KR101117413B1 (it) |
| CN (1) | CN101652815B (it) |
| IT (1) | ITRM20070167A1 (it) |
| WO (1) | WO2008121351A1 (it) |
Families Citing this family (46)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4640658B2 (ja) * | 2008-02-15 | 2011-03-02 | マイクロン テクノロジー, インク. | マルチレベル抑制スキーム |
| US7729176B2 (en) * | 2008-06-30 | 2010-06-01 | Intel Corporation | Program acceleration of a memory device |
| US8644078B2 (en) * | 2009-03-24 | 2014-02-04 | Rambus Inc. | Pulse control for nonvolatile memory |
| KR101554727B1 (ko) | 2009-07-13 | 2015-09-23 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 그것의 프로그램 방법 |
| US8482975B2 (en) * | 2009-09-14 | 2013-07-09 | Micron Technology, Inc. | Memory kink checking |
| KR101616097B1 (ko) * | 2009-11-11 | 2016-04-28 | 삼성전자주식회사 | 불휘발성 메모리 장치의 프로그램 방법 |
| US8243521B2 (en) | 2009-12-04 | 2012-08-14 | Micron Technology, Inc. | Method for kink compensation in a memory |
| US8139419B2 (en) * | 2009-12-08 | 2012-03-20 | Micron Technology, Inc. | Programming methods and memories |
| US8767487B2 (en) * | 2010-03-02 | 2014-07-01 | Micron Technology, Inc. | Drain select gate voltage management |
| US8305820B2 (en) * | 2010-04-29 | 2012-11-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Switched capacitor based negative bitline voltage generation scheme |
| US8472256B2 (en) | 2010-05-12 | 2013-06-25 | Micron Technology, Inc. | Non-volatile memory programming |
| KR101656384B1 (ko) * | 2010-06-10 | 2016-09-12 | 삼성전자주식회사 | 불휘발성 메모리 장치의 데이터 기입 방법 |
| US8385123B2 (en) * | 2010-08-18 | 2013-02-26 | Micron Technology, Inc. | Programming to mitigate memory cell performance differences |
| KR101184830B1 (ko) * | 2010-10-27 | 2012-09-20 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 이의 동작 방법 |
| US8385132B2 (en) | 2010-12-22 | 2013-02-26 | Sandisk Technologies Inc. | Alternate bit line bias during programming to reduce channel to floating gate coupling in memory |
| US8917553B2 (en) | 2011-03-25 | 2014-12-23 | Micron Technology, Inc. | Non-volatile memory programming |
| US8711619B2 (en) | 2011-10-18 | 2014-04-29 | Seagate Technology Llc | Categorizing bit errors of solid-state, non-volatile memory |
| US8760932B2 (en) | 2011-10-18 | 2014-06-24 | Seagate Technology Llc | Determination of memory read reference and programming voltages |
| US8737133B2 (en) | 2011-10-18 | 2014-05-27 | Seagate Technology Llc | Shifting cell voltage based on grouping of solid-state, non-volatile memory cells |
| US8693257B2 (en) | 2011-10-18 | 2014-04-08 | Seagate Technology Llc | Determining optimal read reference and programming voltages for non-volatile memory using mutual information |
| US9251907B2 (en) | 2012-04-03 | 2016-02-02 | Micron Technology, Inc. | Memory devices and methods of operating memory devices including applying a potential to a source and a select gate between the source and a string of memory cells while performing a program operation on a memory cell in the string |
| US8842477B2 (en) * | 2012-06-01 | 2014-09-23 | Spansion Llc | Method, apparatus, and manufacture for flash memory adaptive algorithm |
| KR101942863B1 (ko) | 2012-06-19 | 2019-01-28 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 그것의 프로그램 방법 |
| US9082510B2 (en) * | 2012-09-14 | 2015-07-14 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) with adaptive write operations |
| US9135109B2 (en) | 2013-03-11 | 2015-09-15 | Seagate Technology Llc | Determination of optimum threshold voltage to read data values in memory cells |
| US9123414B2 (en) | 2013-11-22 | 2015-09-01 | Micron Technology, Inc. | Memory systems and memory programming methods |
| US9336875B2 (en) | 2013-12-16 | 2016-05-10 | Micron Technology, Inc. | Memory systems and memory programming methods |
| US9396791B2 (en) | 2014-07-18 | 2016-07-19 | Micron Technology, Inc. | Programming memories with multi-level pass signal |
| KR20160052277A (ko) * | 2014-11-04 | 2016-05-12 | 에스케이하이닉스 주식회사 | 반도체 장치 및 이의 동작 방법 |
| US9633719B2 (en) | 2015-05-29 | 2017-04-25 | Micron Technology, Inc. | Programming memory cells to be programmed to different levels to an intermediate level from a lowest level |
| US10217515B2 (en) | 2017-04-01 | 2019-02-26 | Intel Corporation | Programming memory devices |
| US10090309B1 (en) * | 2017-04-27 | 2018-10-02 | Ememory Technology Inc. | Nonvolatile memory cell capable of improving program performance |
| US10255978B2 (en) | 2017-05-08 | 2019-04-09 | Sandisk Technologies Llc | Loop control strobe skew |
| US10354738B2 (en) * | 2017-09-27 | 2019-07-16 | Micron Technology, Inc. | One check fail byte (CFBYTE) scheme |
| CN110910940B (zh) * | 2018-09-18 | 2021-10-29 | 北京兆易创新科技股份有限公司 | 存储器的编程方法、装置、存储设备和存储介质 |
| US10539973B1 (en) * | 2018-12-17 | 2020-01-21 | Micron Technology, Inc. | Low-voltage bias generator based on high-voltage supply |
| US10741252B2 (en) | 2018-12-18 | 2020-08-11 | Micron Technology, Inc. | Apparatus and methods for programming memory cells using multi-step programming pulses |
| CN110140174B (zh) * | 2019-03-26 | 2021-02-19 | 长江存储科技有限责任公司 | 用于通过施加多个位线偏置电压在非易失性存储器器件中编程的方法 |
| US11335418B2 (en) * | 2019-12-30 | 2022-05-17 | Micron Technology, Inc. | Memory device including dynamic programming voltage |
| KR20220048375A (ko) * | 2020-10-12 | 2022-04-19 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 그 동작 방법 |
| US11532367B2 (en) * | 2020-12-08 | 2022-12-20 | Micron Technology, Inc. | Managing programming convergence associated with memory cells of a memory sub-system |
| US11600345B2 (en) * | 2020-12-30 | 2023-03-07 | Micron Technology, Inc. | Memory devices with dynamic program verify levels |
| US11688474B2 (en) * | 2021-04-19 | 2023-06-27 | Micron Technology, Inc. | Dual verify for quick charge loss reduction in memory cells |
| US12322455B2 (en) * | 2021-05-14 | 2025-06-03 | Intel NDTM US LLC | Program verify process having placement aware pre-program verify (PPV) bucket size modulation |
| KR102932897B1 (ko) * | 2021-05-26 | 2026-03-04 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 그 동작 방법 |
| US11562791B1 (en) * | 2021-08-09 | 2023-01-24 | Micron Technology, Inc. | Memory devices with four data line bias levels |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7031214B2 (en) * | 1999-01-14 | 2006-04-18 | Silicon Storage Technology, Inc. | Digital multilevel memory system having multistage autozero sensing |
| JP3631463B2 (ja) | 2001-12-27 | 2005-03-23 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| US6671207B1 (en) * | 2001-02-08 | 2003-12-30 | Advanced Micro Devices, Inc. | Piggyback programming with staircase verify for multi-level cell flash memory designs |
| JP2002319286A (ja) * | 2001-04-19 | 2002-10-31 | Hitachi Ltd | 不揮発性記憶装置および記憶システム |
| US7136304B2 (en) * | 2002-10-29 | 2006-11-14 | Saifun Semiconductor Ltd | Method, system and circuit for programming a non-volatile memory array |
| US6778442B1 (en) * | 2003-04-24 | 2004-08-17 | Advanced Micro Devices, Inc. | Method of dual cell memory device operation for improved end-of-life read margin |
| US6937518B1 (en) * | 2003-07-10 | 2005-08-30 | Advanced Micro Devices, Inc. | Programming of a flash memory cell |
| US6888758B1 (en) * | 2004-01-21 | 2005-05-03 | Sandisk Corporation | Programming non-volatile memory |
| US7139198B2 (en) * | 2004-01-27 | 2006-11-21 | Sandisk Corporation | Efficient verification for coarse/fine programming of non-volatile memory |
| US7042766B1 (en) * | 2004-07-22 | 2006-05-09 | Spansion, Llc | Method of programming a flash memory device using multilevel charge storage |
| ITRM20050310A1 (it) * | 2005-06-15 | 2006-12-16 | Micron Technology Inc | Convergenza a programmazione selettiva lenta in un dispositivo di memoria flash. |
-
2007
- 2007-03-27 IT IT000167A patent/ITRM20070167A1/it unknown
-
2008
- 2008-02-27 US US12/038,445 patent/US7692971B2/en active Active
- 2008-03-28 CN CN2008800099166A patent/CN101652815B/zh active Active
- 2008-03-28 WO PCT/US2008/004114 patent/WO2008121351A1/en not_active Ceased
- 2008-03-28 KR KR1020097020150A patent/KR101117413B1/ko active Active
-
2010
- 2010-03-05 US US12/718,290 patent/US7944757B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20100165739A1 (en) | 2010-07-01 |
| WO2008121351A1 (en) | 2008-10-09 |
| CN101652815B (zh) | 2012-09-05 |
| KR20090119919A (ko) | 2009-11-20 |
| CN101652815A (zh) | 2010-02-17 |
| US7944757B2 (en) | 2011-05-17 |
| US20080239806A1 (en) | 2008-10-02 |
| US7692971B2 (en) | 2010-04-06 |
| KR101117413B1 (ko) | 2012-02-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI371760B (en) | Non-volatile multilevel memory cell programming | |
| EP2208202A4 (en) | NON-VOLATILE MEMORY CELLS WITH MULTIPLE LEVELS | |
| EP2218073A4 (en) | MEMORY CELL PROGRAMMING | |
| TWI371041B (en) | Non-volatile memory and method for predictive programming | |
| DE602006014734D1 (de) | Flashspeichersteuerung | |
| EP2135253A4 (en) | PARTIAL BLOCK DELETE ARCHITECTURE FOR FLASH MEMORY | |
| GB0721940D0 (en) | Memory cells | |
| EP2126917A4 (en) | FLASH MEMORY PROGRAM LOCK PROCEDURES | |
| EP2186095A4 (en) | NON-IGNITIC SEMICONDUCTOR MEMORY | |
| IL202708A0 (en) | Anti-fuse memory cell | |
| TWI368316B (en) | Multi-trapping layer flash memory cell | |
| TWI367584B (en) | Phase-change memory element | |
| EP2232498A4 (en) | NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE | |
| TWI319530B (en) | Robust index storage for non-volatile memory | |
| EP2122629A4 (en) | NON-VOLATILE SEMICONDUCTOR MEMORY WITH MULTIPLE EXTERNAL ELECTRICAL POWER SUPPLIES | |
| EP2223302A4 (en) | DOUBLE FUNCTIONCompatible non-volatile memory device | |
| DE602008002277D1 (de) | Nicht flüchtiger Speicher mit Schnellschreiben | |
| EP2235721A4 (en) | NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE | |
| BRPI0915146A2 (pt) | programação e reprodução de células | |
| EP2243138A4 (en) | MEMORY CELLS, MEMORY CELL PROGRAMMING METHODS, MEMORY CELL READING METHODS, MEMORY CELL EXPLOITATION METHODS, AND MEMORY DEVICES | |
| EP1934752A4 (en) | FLASH MEMORY MANAGEMENT | |
| TWI340460B (en) | Memory cell with improved program/erase windows | |
| DK2170617T3 (da) | Validering af integriteten af data i en ikke-flygtig hukommelse | |
| DE602009000791D1 (de) | Nichtflüchtige elektrochemische Speichervorrichtung | |
| TWI366825B (en) | Multi-level operation in dual element cells using a supplemental programming level |