ITTO20000319A0 - Procedimento per la fabbricazione di strutture di giunzione a sacche profonde. - Google Patents

Procedimento per la fabbricazione di strutture di giunzione a sacche profonde.

Info

Publication number
ITTO20000319A0
ITTO20000319A0 IT2000TO000319A ITTO20000319A ITTO20000319A0 IT TO20000319 A0 ITTO20000319 A0 IT TO20000319A0 IT 2000TO000319 A IT2000TO000319 A IT 2000TO000319A IT TO20000319 A ITTO20000319 A IT TO20000319A IT TO20000319 A0 ITTO20000319 A0 IT TO20000319A0
Authority
IT
Italy
Prior art keywords
procedure
manufacture
deep pocket
jointing structures
jointing
Prior art date
Application number
IT2000TO000319A
Other languages
English (en)
Inventor
Davide Patti
Cesare Ronsisvalle
Original Assignee
St Microelectronics Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Srl filed Critical St Microelectronics Srl
Priority to IT2000TO000319A priority Critical patent/IT1320016B1/it
Publication of ITTO20000319A0 publication Critical patent/ITTO20000319A0/it
Priority to US09/825,143 priority patent/US20010055861A1/en
Publication of ITTO20000319A1 publication Critical patent/ITTO20000319A1/it
Application granted granted Critical
Publication of IT1320016B1 publication Critical patent/IT1320016B1/it

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66Vertical DMOS [VDMOS] FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109Reduced surface field [RESURF] PN junction structures
    • H10D62/111Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/016Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including vertical IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/393Body regions of DMOS transistors or IGBTs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251Source or drain electrodes for field-effect devices
    • H10D64/256Source or drain electrodes for field-effect devices for lateral devices wherein the source or drain electrodes are recessed in semiconductor bodies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/222Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the angle between the ion beam and the crystal planes or the main crystal surface
IT2000TO000319A 2000-04-04 2000-04-04 Procedimento per la fabbricazione di strutture di giunzione a saccheprofonde. IT1320016B1 (it)

Priority Applications (2)

Application Number Priority Date Filing Date Title
IT2000TO000319A IT1320016B1 (it) 2000-04-04 2000-04-04 Procedimento per la fabbricazione di strutture di giunzione a saccheprofonde.
US09/825,143 US20010055861A1 (en) 2000-04-04 2001-04-03 Process for manufacturing deep well junction structures

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT2000TO000319A IT1320016B1 (it) 2000-04-04 2000-04-04 Procedimento per la fabbricazione di strutture di giunzione a saccheprofonde.

Publications (3)

Publication Number Publication Date
ITTO20000319A0 true ITTO20000319A0 (it) 2000-04-04
ITTO20000319A1 ITTO20000319A1 (it) 2001-10-04
IT1320016B1 IT1320016B1 (it) 2003-11-12

Family

ID=11457648

Family Applications (1)

Application Number Title Priority Date Filing Date
IT2000TO000319A IT1320016B1 (it) 2000-04-04 2000-04-04 Procedimento per la fabbricazione di strutture di giunzione a saccheprofonde.

Country Status (2)

Country Link
US (1) US20010055861A1 (it)
IT (1) IT1320016B1 (it)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4972842B2 (ja) 2001-05-11 2012-07-11 富士電機株式会社 半導体装置
DE10221808B4 (de) * 2001-05-18 2010-01-07 Fuji Electric Co., Ltd., Kawasaki Verfahren zur Herstellung eines lateralen MOSFETs
KR100419872B1 (ko) * 2001-09-13 2004-02-25 주식회사 하이닉스반도체 반도체소자 격리방법
DE10258443A1 (de) * 2001-12-18 2003-07-03 Fuji Electric Co Ltd Halbleiterbauelement
US6882053B1 (en) * 2001-12-28 2005-04-19 Micrel, Inc. Buried power buss utilized as a ground strap for high current, high power semiconductor devices and a method for providing the same
US7183193B2 (en) * 2001-12-28 2007-02-27 Micrel, Inc. Integrated device technology using a buried power buss for major device and circuit advantages
US6894393B1 (en) 2001-12-28 2005-05-17 Micrel, Inc. Buried power bus utilized as a sinker for high current, high power semiconductor devices and a method for providing the same
US6686244B2 (en) * 2002-03-21 2004-02-03 General Semiconductor, Inc. Power semiconductor device having a voltage sustaining region that includes doped columns formed with a single ion implantation step
US20110049638A1 (en) 2009-09-01 2011-03-03 Stmicroelectronics S.R.L. Structure for high voltage device and corresponding integration process
US9985094B2 (en) * 2013-12-27 2018-05-29 Taiwan Semiconductor Manufacturing Company, Ltd. Super junction with an angled trench, transistor having the super junction and method of making the same
CN113053752B (zh) * 2020-03-17 2025-05-02 台积电(中国)有限公司 半导体器件及其制造方法

Also Published As

Publication number Publication date
ITTO20000319A1 (it) 2001-10-04
IT1320016B1 (it) 2003-11-12
US20010055861A1 (en) 2001-12-27

Similar Documents

Publication Publication Date Title
DK1414438T3 (da) Antineoplastiske kombinationer
IS6971A (is) Ný efnasambönd
IT1319495B1 (it) Procedimento per la realizzazione di un rotore per compressoricentrifughi.
NO20035317D0 (no) Antineoplastiske kombinasjoner
ITTO20000319A0 (it) Procedimento per la fabbricazione di strutture di giunzione a sacche profonde.
ID29755A (id) Senyawa-senyawa organosilikon
DE50103220D1 (de) Dreimesserschneidemaschine
ITMI20030055A1 (it) Giunto per la limitazione di una coppia.
IT1318575B1 (it) Procedimento integrato per la produzione di cumene.
DE50212426D1 (de) Bohrwerkzeug
ITMI20030479A1 (it) Procedimento per la preparazione di un ciano-isobenzofurano.
FI5259U1 (fi) Kehto
ITRM20000644A0 (it) Procedimento per la fabbricazione di stampi.
FI4651U1 (fi) Kaivo
DE50202940D1 (de) Ausrichtelement
DE50205883D1 (de) Tiefbohreinrichtung
DE50209630D1 (de) Drehmaschine
FI20001398L (fi) Kaivo
IT1318631B1 (it) Procedimento per la produzione di alfa-olefine.
IT1317010B1 (it) Procedimento per la fabbricazione di mattonelle composite.
ITMI20001600A1 (it) Procedimento per la preparazione di 5-amino-4-alo-3-alchil isossazoli.
IT1316927B1 (it) Procedimento per la realizzazione di bassorilievi decorati.
PT9700T (pt) Divisoria extensivel
PT9680T (pt) Pecas para a formacao de cofragens para vigamentos
SE0004680D0 (sv) New compound