JP2003174206A - Stacked piezoelectric element - Google Patents

Stacked piezoelectric element

Info

Publication number
JP2003174206A
JP2003174206A JP2001370396A JP2001370396A JP2003174206A JP 2003174206 A JP2003174206 A JP 2003174206A JP 2001370396 A JP2001370396 A JP 2001370396A JP 2001370396 A JP2001370396 A JP 2001370396A JP 2003174206 A JP2003174206 A JP 2003174206A
Authority
JP
Japan
Prior art keywords
electrode layer
piezoelectric
layer
layers
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001370396A
Other languages
Japanese (ja)
Other versions
JP3855750B2 (en
Inventor
Akio Iwase
昭夫 岩瀬
Yukihisa Takeuchi
幸久 竹内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Priority to JP2001370396A priority Critical patent/JP3855750B2/en
Publication of JP2003174206A publication Critical patent/JP2003174206A/en
Application granted granted Critical
Publication of JP3855750B2 publication Critical patent/JP3855750B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • General Electrical Machinery Utilizing Piezoelectricity, Electrostriction Or Magnetostriction (AREA)

Abstract

(57)【要約】 【課題】 圧電層と内部電極層との剥離が生じ難く,側
面電極と内部電極層との間の電気的導通が確実に確保可
能で,コスト安な積層型圧電体素子を提供しようとする
こと。 【解決手段】 印加電圧に応じて伸張する複数の圧電層
11,12と,印加電圧供給用の内部電極層13,14
とを交互に積層した圧電スタック10と,該圧電スタッ
ク10の側面101,102に内部電極層13,14と
一層おきに導通するよう設けた一対の側面電極とよりな
り,内部電極層13,14は取出電極層132,142
と接合電極層131,141とよりなり,上記取出電極
層131,141は,導電性が高く上記側面電極との導
電性を確保し,上記接合電極層132,142は圧電層
11,12との接合性を確保する。
(57) [Problem] To provide a low-cost multilayer piezoelectric element in which peeling of a piezoelectric layer and an internal electrode layer hardly occurs, electrical conduction between a side electrode and an internal electrode layer can be reliably ensured, and the cost is low. Trying to provide. SOLUTION: A plurality of piezoelectric layers 11 and 12 which expand according to an applied voltage, and internal electrode layers 13 and 14 for supplying an applied voltage.
And a pair of side electrodes provided on the side surfaces 101 and 102 of the piezoelectric stack 10 so as to be electrically connected to the internal electrode layers 13 and 14 alternately. Are the extraction electrode layers 132 and 142
And the joining electrode layers 131 and 141. The extraction electrode layers 131 and 141 have high conductivity and ensure conductivity with the side electrodes, and the joining electrode layers 132 and 142 are connected to the piezoelectric layers 11 and 12. Ensure bonding.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【技術分野】本発明は,通電により積層方向に伸縮する
積層型圧電体素子に関する。
TECHNICAL FIELD The present invention relates to a laminated piezoelectric element that expands and contracts in the laminating direction when an electric current is applied.

【0002】[0002]

【従来技術】従来,積層型圧電体素子として,次の構成
がよく知られている。図13〜図15に示すごとく,積
層型圧電体素子8は,圧電層81,82の層間に内部電
極層83,84を交互に正負に電圧を印加可能となるよ
うに形成した圧電スタック80と,該圧電スタック80
の側面801,802に,上述の内部電極層83,84
と電気的導通を確保して設けた一対の側面電極851,
852とよりなる。なお,圧電層81,82の積層方向
の両端はダミー層18,19を設ける。
2. Description of the Related Art The following structure is well known as a laminated piezoelectric element. As shown in FIGS. 13 to 15, the laminated piezoelectric element 8 includes a piezoelectric stack 80 in which internal electrode layers 83 and 84 are alternately formed between the piezoelectric layers 81 and 82 so that positive and negative voltages can be applied. , The piezoelectric stack 80
On the side surfaces 801 and 802 of the inner electrode layers 83 and 84.
And a pair of side surface electrodes 851 provided to ensure electrical continuity with
And 852. Dummy layers 18 and 19 are provided at both ends of the piezoelectric layers 81 and 82 in the stacking direction.

【0003】圧電スタック80において,図14,図1
5に示すごとく,一方の内部電極層83は一方の側面8
01に露出し,他方の内部電極層84は他方の側面80
2に露出する。圧電スタック80の側面801,802
には,露出した内部電極層83,84の端部と導通する
側面電極851,852を形成する。上記圧電体素子8
は,圧電層81,82用のグリーンシートに内部電極層
83,84用の印刷部を形成し,交互に積層した後に加
圧成形して,乾燥,焼成,機械加工の後に側面電極85
1,852を設けて作成する。
In the piezoelectric stack 80, as shown in FIGS.
As shown in FIG. 5, one internal electrode layer 83 has one side surface 8
01, and the other internal electrode layer 84 is exposed to the other side surface 80.
Exposed to 2. Side surfaces 801, 802 of the piezoelectric stack 80
At this point, side surface electrodes 851 and 852 are formed which are electrically connected to the exposed ends of the internal electrode layers 83 and 84. The piezoelectric element 8
Are formed by forming printed portions for the internal electrode layers 83 and 84 on the green sheets for the piezoelectric layers 81 and 82, alternately stacking them, and then pressure-molding, drying, firing, and machining the side surface electrodes 85.
1, 852 are provided and created.

【0004】[0004]

【解決しようとする課題】近年,積層型圧電体素子を自
動車等の燃料噴射用インジェクタの駆動源に用いること
が考えられている。インジェクタに用いる場合は,圧電
層に対する印加電圧が低くとも大きな変位を得る高性能
が要求される。そのため非常に多数の圧電層を積層して
圧電体素子を構成することがある。また,圧電体素子に
高い信頼性が必要であり,電圧印加時に生じる応力等か
らクラックが生じることなどがないようにしたい。
In recent years, it has been considered to use a laminated piezoelectric element as a drive source for a fuel injection injector of an automobile or the like. When used as an injector, high performance is required to obtain large displacement even when the voltage applied to the piezoelectric layer is low. Therefore, a very large number of piezoelectric layers may be laminated to form a piezoelectric element. In addition, the piezoelectric element must have high reliability, and we want to prevent cracks from occurring due to the stress that occurs when a voltage is applied.

【0005】ところで,上述した図13〜図15にかか
る圧電体素子8で,内部電極層83は側面電極851と
導通し,内部電極層84は側面電極852と導通し,内
部電極層83は側面電極852に対して絶縁性を,内部
電極層84は側面電極851に対して絶縁性を確保した
い。そのため,内部電極層83,84は図13から明ら
かであるが,圧電層81,82の外周よりも一回り小さ
く形成する。つまり,圧電層81,82の表面に内部電
極層83,84の非形成部810,820がある。
In the piezoelectric element 8 according to FIGS. 13 to 15 described above, the internal electrode layer 83 is electrically connected to the side surface electrode 851, the internal electrode layer 84 is electrically connected to the side surface electrode 852, and the internal electrode layer 83 is connected to the side surface. It is desired that the electrode 852 be insulated and the internal electrode layer 84 be insulated from the side surface electrode 851. Therefore, the internal electrode layers 83 and 84 are formed to be slightly smaller than the outer circumferences of the piezoelectric layers 81 and 82, which is apparent from FIG. That is, there are non-formation portions 810 and 820 of the internal electrode layers 83 and 84 on the surfaces of the piezoelectric layers 81 and 82.

【0006】このため,図15等より明らかであるが,
圧電層81,82は内部電極層83,84によって挟ま
れた部分800にしか電圧が印加されない。よって,圧
電体素子8の周辺部が比較的不活性となる。不活性とな
った部分が歪みの発生を抑圧し,大きな応力の発生原因
となる。そして,上記応力から圧電体素子8にクラック
や割れが生じるおそれがある。
Therefore, as is clear from FIG. 15 and the like,
The piezoelectric layers 81 and 82 are applied with a voltage only to a portion 800 sandwiched by the internal electrode layers 83 and 84. Therefore, the peripheral portion of the piezoelectric element 8 becomes relatively inactive. The inactive part suppresses the generation of strain and causes a large amount of stress. Then, the stress may cause cracks or breaks in the piezoelectric element 8.

【0007】上述した問題を防止するために,図16に
示すごとく,圧電層91と同じ面積の内部電極層93を
設け,非形成部を持たない全面電極構成の圧電体素子9
が考えられる。しかしながら,全面電極構成は,圧電層
91と内部電極層93との接触面積がより広くなる。そ
して,圧電層91と内部電極層93とは組成が異なるた
め剥離や焼成歪みが生じやすい。また,全面電極構成の
場合,電極材料をより多く必要とするため,コストが高
くなりやすい。
In order to prevent the above-mentioned problems, as shown in FIG. 16, a piezoelectric element 9 having an internal electrode layer 93 having the same area as that of the piezoelectric layer 91 and having a full-surface electrode structure having no non-formed portion is provided.
Can be considered. However, in the whole-surface electrode structure, the contact area between the piezoelectric layer 91 and the internal electrode layer 93 becomes wider. Further, since the piezoelectric layer 91 and the internal electrode layer 93 have different compositions, peeling and firing distortion are likely to occur. Further, in the case of a full-surface electrode structure, more electrode material is required, so the cost tends to increase.

【0008】また,内部電極層は全面電極構成の場合
も,部分電極構成の場合も,圧電層との接合性を確保す
るため,共材として圧電層と類似または同じ組成のセラ
ミック材を混ぜる。しかしながら,セラミック材を混ぜ
る分,導電性が低下するため,圧電スタック側面に露出
した部分と側面電極との間の導通が確保し難くなるとい
う問題もある。
Further, in order to secure the bondability with the piezoelectric layer, the internal electrode layer is mixed with a ceramic material having a composition similar to or the same as that of the piezoelectric layer in order to secure the bondability with the piezoelectric layer in both the case of the whole surface electrode structure and the case of the partial electrode structure. However, there is also a problem in that it is difficult to secure electrical continuity between the portion exposed on the side surface of the piezoelectric stack and the side surface electrode because the conductivity decreases as much as the ceramic material is mixed.

【0009】本発明は,かかる従来の問題点に鑑みてな
されたもので,圧電層と内部電極層との剥離が生じ難
く,側面電極と内部電極層との間の電気的導通が確実に
確保可能で,コスト安な積層型圧電体素子を提供しよう
とするものである。
The present invention has been made in view of the above-mentioned conventional problems. It is difficult for the piezoelectric layer and the internal electrode layer to be separated from each other, and the electrical conduction between the side surface electrode and the internal electrode layer is surely secured. It is an object of the present invention to provide a laminated piezoelectric element that is possible and inexpensive.

【0010】[0010]

【課題の解決手段】第1の発明は,印加電圧に応じて伸
張する複数の圧電層と印加電圧供給用の内部電極層とを
交互に積層した圧電スタックと,該圧電スタックの側面
に上記内部電極層と一層おきに導通するよう設けた一対
の側面電極とよりなり,また,上記内部電極層は取出電
極層と接合電極層とよりなり,上記取出電極層は,導電
性が高く上記側面電極との導電性を確保し,上記接合電
極層は圧電層との接合性を確保することを特徴とする積
層型圧電体素子にある(請求項1)。
A first invention is a piezoelectric stack in which a plurality of piezoelectric layers extending in response to an applied voltage and an internal electrode layer for supplying an applied voltage are alternately laminated, and the internal portion is provided on a side surface of the piezoelectric stack. The internal electrode layer is composed of a pair of side surface electrodes provided so as to be electrically connected to every other electrode layer, the internal electrode layer is composed of an extraction electrode layer and a bonding electrode layer, and the extraction electrode layer has high conductivity and the side surface electrodes. And the bonding electrode layer secures the bonding property with the piezoelectric layer (claim 1).

【0011】次に,本発明の作用効果につき説明する。
内部電極層の一部は圧電層との接合性を確保する接合電
極層であり,他の部分は側面電極との導通性を確保する
取出電極である。接合電極層によって強く圧電層間が密
着し,剥離等が生じ難くなる。また,取出電極層が側面
電極との間の導通性を確保して,取出電極層と側面電極
との間の接触抵抗を低くすることができる。特に内部電
極層の厚みが薄いときに本発明は有効である。
Next, the function and effect of the present invention will be described.
A part of the internal electrode layer is a bonding electrode layer that secures the bonding property with the piezoelectric layer, and the other part is an extraction electrode that secures the conductivity with the side surface electrode. The bonding electrode layer strongly adheres the piezoelectric layers to each other, and peeling is less likely to occur. Further, the extraction electrode layer can secure the electrical continuity between the extraction electrode layer and the side surface electrode, and the contact resistance between the extraction electrode layer and the side surface electrode can be reduced. The present invention is particularly effective when the internal electrode layer is thin.

【0012】また,内部電極層は電極材料に別の材料を
混ぜて構成することが一般的である。接合電極層は圧電
層との剥離を防止し,圧電層に電圧を印加できる程度の
導電性を有する。そのため,電極材料が従来と比較して
少ない量で接合電極層の形成が可能となる。電極材料は
高価な貴金属を用いることが一般的であるため,本発明
は圧電体素子のコストを低下させることができる。
The internal electrode layer is generally formed by mixing another material with the electrode material. The bonding electrode layer has a conductivity that prevents peeling from the piezoelectric layer and can apply a voltage to the piezoelectric layer. Therefore, it is possible to form the bonding electrode layer with a smaller amount of electrode material than the conventional one. Since an expensive noble metal is generally used as the electrode material, the present invention can reduce the cost of the piezoelectric element.

【0013】以上,本発明によれば,圧電層と内部電極
層との剥離が生じ難く,側面電極と内部電極層との間の
電気的導通が確実に確保可能で,コスト安な積層型圧電
体素子を提供することができる。
As described above, according to the present invention, peeling between the piezoelectric layer and the internal electrode layer is unlikely to occur, and electrical conduction between the side surface electrode and the internal electrode layer can be reliably ensured, and the cost is low. Body elements can be provided.

【0014】[0014]

【発明の実施の形態】上記第1の発明(請求項1)にか
かる圧電層は圧電効果を持つ材料から構成する。例えば
PZT(チタン酸ジルコン酸鉛),PZTに他の元素を
添加した材料,チタン酸バリウム,その他圧電効果を持
つセラミック類である。また,圧電層の厚みは例えば5
0〜150μmとする。上記内部電極層を構成する接合
電極層及び取出電極層はいずれも導電材料を含んだ材料
からなる。上記導電材料は,具体的にはパラジウム,
金,白金,銀,銅等,またはこれら金属の合金を用いる
ことが多い。
BEST MODE FOR CARRYING OUT THE INVENTION The piezoelectric layer according to the first invention (claim 1) is made of a material having a piezoelectric effect. For example, PZT (lead zirconate titanate), a material obtained by adding another element to PZT, barium titanate, and other ceramics having a piezoelectric effect. The thickness of the piezoelectric layer is, for example, 5
It is set to 0 to 150 μm. Each of the joining electrode layer and the extraction electrode layer forming the internal electrode layer is made of a material containing a conductive material. The conductive material is specifically palladium,
Gold, platinum, silver, copper, etc., or alloys of these metals are often used.

【0015】また,上記接合電極層は取出電極層を介し
て側面電極から電圧を印加することで,圧電層を伸縮す
ることが可能となる程度の導電性を有する。また,取出
電極層が圧電スタックの側面に露出した箇所において,
上記側面電極と電気的に導通するよう構成されるため,
電気抵抗が低く,側面電極との接触抵抗が小さいように
構成する。また,圧電層に対し内部電極層を部分電極構
成または全面電極構成とすることができる。
Further, the bonding electrode layer has such a conductivity that the piezoelectric layer can be expanded and contracted by applying a voltage from the side surface electrode through the extraction electrode layer. In addition, at the location where the extraction electrode layer is exposed on the side surface of the piezoelectric stack,
Since it is configured to be electrically connected to the side electrode,
The electrical resistance is low and the contact resistance with the side electrodes is low. Further, the internal electrode layer may have a partial electrode structure or a full-surface electrode structure with respect to the piezoelectric layer.

【0016】また,後述する図9,図10に示すごと
く,取出電極層を内部電極層の中心方向へ向けて嵌入す
る形状とすることもできる。特に内部電極層の面積が取
出電極に比べて広い場合,接合電極層の電気抵抗が高く
なり,該接合電極層の電位を,圧電層に充分な電圧を印
加できるほど高くできないことがある。このような場合
に,より導電性の高い取出電極層を内部に嵌入形成させ
てやることで,内部電極層の電位を高めることができ
る。
Further, as shown in FIGS. 9 and 10 which will be described later, the lead-out electrode layer may be shaped so as to be fitted toward the center of the internal electrode layer. In particular, when the area of the internal electrode layer is larger than that of the extraction electrode, the electrical resistance of the bonding electrode layer becomes high, and the potential of the bonding electrode layer may not be high enough to apply a sufficient voltage to the piezoelectric layer. In such a case, the electric potential of the internal electrode layer can be increased by inserting and forming the extraction electrode layer having higher conductivity inside.

【0017】また,上記接合電極層は上記内部電極層の
表面積の80〜99%を占めることが好ましい(請求項
2)。この場合には,確実に圧電層と内部電極層との剥
離等を防止することができると共に側面電極との確実な
導通を確保することができる。
Further, it is preferable that the bonding electrode layer occupies 80 to 99% of the surface area of the internal electrode layer (claim 2). In this case, it is possible to reliably prevent the piezoelectric layer and the internal electrode layer from peeling off, and to ensure reliable conduction with the side surface electrode.

【0018】仮に接合電極層の表面積が内部電極層の表
面積に占める割合が80%未満である場合は,接合電極
層の面積が狭く,圧電層との接合性が弱くなるおそれが
ある。また,より高価な電極材料を潤沢に含む取出電極
層の比率が高くなるため,材料コストが高価となるおそ
れがある。また,接合電極層が99%を越えた場合は,
取出電極層が狭くなるため,積層時のずれや,焼成歪な
どにより部分的に取出電極層での取り出しができなくな
るおそれがある。なお,内部電極層の表面積とは圧電層
との対向面に関する面積である。
If the ratio of the surface area of the bonding electrode layer to the surface area of the internal electrode layer is less than 80%, the area of the bonding electrode layer is small and the bonding property with the piezoelectric layer may be weakened. Further, since the ratio of the extraction electrode layer containing abundantly expensive electrode material is high, the material cost may be high. Also, when the bonding electrode layer exceeds 99%,
Since the extraction electrode layer is narrowed, there is a possibility that the extraction electrode layer cannot be partially taken out due to misalignment at the time of stacking or firing strain. The surface area of the internal electrode layer is the area of the surface facing the piezoelectric layer.

【0019】また,上記接合電極層は,セラミック材料
を10〜50重量%含有することが好ましい(請求項
3)。セラミック材料は圧電層と物性が似ているため,
接合電極層の収縮率や熱膨張率等の物性をより圧電層と
近い物性にすることができる。従って,接合電極層と圧
電層との剥離が生じ難くなり,両者間の接合強度を高め
ることができる。
It is preferable that the bonding electrode layer contains 10 to 50% by weight of a ceramic material (claim 3). Since the physical properties of ceramic materials are similar to those of piezoelectric layers,
The physical properties such as the contraction rate and the thermal expansion rate of the bonding electrode layer can be made closer to those of the piezoelectric layer. Therefore, peeling between the bonding electrode layer and the piezoelectric layer is less likely to occur, and the bonding strength between the two can be increased.

【0020】セラミック材料が10重量%未満である場
合は,上述した効果がセラミック材料の不足により実現
できなくなるおそれがある。また,50重量%を越えた
場合は,接合電極層の抵抗が大きくなりすぎて,圧電層
に電圧を印加する役割が果たせなくなるおそれがある
(図11,図12参照)。
If the amount of the ceramic material is less than 10% by weight, the above-mentioned effects may not be realized due to lack of the ceramic material. On the other hand, if it exceeds 50% by weight, the resistance of the bonding electrode layer becomes too large and the role of applying a voltage to the piezoelectric layer may not be fulfilled (see FIGS. 11 and 12).

【0021】また,上記接合電極層の原料粉末は,上記
圧電層の原料粉末よりも平均粒径が大きいことが好まし
い(請求項4)。圧電体素子は,圧電層の原料粉末から
作製したグリーンシートに接合電極層や取出電極層の原
料粉末をペースト化して所望の形状に印刷し,得られた
シートを積層,圧着した後,焼成することにより作製す
る。このとき用いる原料粉末の平均粒径を上述のように
規定することで,粒子が食い込みやすくなるため(アン
カー効果)接合電極層と圧電層との間の接合性を高める
ことができる。
Further, it is preferable that the raw material powder of the bonding electrode layer has a larger average particle size than the raw material powder of the piezoelectric layer (claim 4). In the piezoelectric element, the green powder made from the raw material powder of the piezoelectric layer is used to paste the raw material powder of the bonding electrode layer and the extraction electrode layer into a desired shape, and the resulting sheet is laminated, pressure-bonded, and fired. It is produced by By defining the average particle size of the raw material powder used at this time as described above, the particles easily bite (anchor effect), and the bondability between the bonding electrode layer and the piezoelectric layer can be enhanced.

【0022】また,上記接合電極層の原料粉末の平均粒
径は1〜5μmであることが好ましい(請求項5)。こ
れにより,粒子が食い込みやすくなるため(アンカー効
果)接合電極層と圧電層との間の接合性を高めることが
できる。平均粒径が1μmより小さい場合は,食い込み
が弱くなるおそれがあり,5μmより大である場合は,
反対に粒径が大きくなりすぎて食い込みが弱くなるおそ
れがある。
The average particle size of the raw material powder for the bonding electrode layer is preferably 1 to 5 μm (claim 5). This makes it easier for the particles to bite (anchor effect), so that the bondability between the bonding electrode layer and the piezoelectric layer can be improved. If the average particle size is smaller than 1 μm, the bite may be weak, and if it is larger than 5 μm,
On the contrary, the particle size may become too large and the bite may be weakened.

【0023】[0023]

【実施例】以下に,図面を用いて本発明の実施例につい
て説明する。 (実施例1)本発明にかかる圧電体素子及びその製造方
法について以下に説明する。図1〜図3に示すごとく,
本例にかかる圧電体素子1は,印加電圧に応じて伸張す
る複数の圧電層11,12と,印加電圧供給用の内部電
極層13,14とを交互に積層した圧電スタック10
と,該圧電スタック10の側面101,102に上記内
部電極層13,14と一層おきに導通するよう設けた一
対の側面電極151,152とよりなる。
Embodiments of the present invention will be described below with reference to the drawings. (Example 1) A piezoelectric element according to the present invention and a method for manufacturing the same will be described below. As shown in FIGS. 1 to 3,
The piezoelectric element 1 according to the present example includes a piezoelectric stack 10 in which a plurality of piezoelectric layers 11 and 12 that expand according to an applied voltage and internal electrode layers 13 and 14 for supplying an applied voltage are alternately laminated.
And a pair of side surface electrodes 151, 152 provided on the side surfaces 101, 102 of the piezoelectric stack 10 so as to be electrically connected to the internal electrode layers 13, 14 every other layer.

【0024】そして,上記内部電極層13,14は取出
電極層132,142と接合電極層131,141とよ
りなり,上記取出電極層132,142は導電性が高く
上記側面電極151,152との導電性を確保し,上記
接合電極層131,141は圧電層11,12との接合
性を確保する。
The internal electrode layers 13 and 14 are composed of extraction electrode layers 132 and 142 and bonding electrode layers 131 and 141, and the extraction electrode layers 132 and 142 have high conductivity and are connected to the side surface electrodes 151 and 152. The conductivity is secured, and the bonding electrode layers 131 and 141 secure the bonding property with the piezoelectric layers 11 and 12.

【0025】以下,具体的に説明する。図1に示すごと
く,積層型圧電体素子1は,圧電層11,12の層間に
内部電極層13,14を交互に正負に電圧を印加可能と
なるように形成した圧電スタック10と,該圧電スタッ
ク10の側面101,102に設けた一対の側面電極1
51,152よりなる。
A detailed description will be given below. As shown in FIG. 1, the laminated piezoelectric element 1 includes a piezoelectric stack 10 in which internal electrode layers 13 and 14 are alternately formed between layers of piezoelectric layers 11 and 12 so that positive and negative voltages can be applied thereto. A pair of side surface electrodes 1 provided on the side surfaces 101 and 102 of the stack 10.
It consists of 51 and 152.

【0026】圧電スタック10において,内部電極層1
3は一方の側面101に露出し,内部電極層14は他方
の側面102に露出する。圧電スタック10の側面10
1,102には,露出した内部電極層13,14の端面
を導通させるように側面電極151,152を形成す
る。なお,図3に示すごとく,内部電極層13と側面電
極151とが導通し,内部電極層14と側面電極151
とが導通しないようにするため,絶縁部150を側面1
01において内部電極層14の端面に設ける。側面電極
152についても同様である。
In the piezoelectric stack 10, the internal electrode layer 1
3 is exposed on one side surface 101, and the internal electrode layer 14 is exposed on the other side surface 102. Side surface 10 of piezoelectric stack 10
Side electrodes 151 and 152 are formed on the electrodes 1 and 102 so as to electrically connect the exposed end surfaces of the internal electrode layers 13 and 14, respectively. As shown in FIG. 3, the internal electrode layer 13 and the side surface electrode 151 are electrically connected to each other, and the internal electrode layer 14 and the side surface electrode 151 are connected to each other.
To prevent electrical continuity between the insulating part 150 and the side surface 1.
In 01, it is provided on the end face of the internal electrode layer 14. The same applies to the side surface electrode 152.

【0027】また,内部電極層13の圧電スタック10
の側面101に露出する箇所は取出電極層132よりな
る。内部電極層14についても同様の位置に取出電極層
142が設けてある。そして,圧電層11の両面が異な
る極となるよう,図1に示すごとく,一方の圧電層11
は図面右辺部に取出電極層132を設け,該圧電層11
と積層方向に隣接する圧電層12は図面左辺部に取出電
極層142を設ける。そして,取出電極層132,14
2以外の部分は接合電極層131,141とする。そし
て,上記内部電極層13,14は上記圧電層11,12
と同じ面積,つまり全面電極構成である。
Further, the piezoelectric stack 10 of the internal electrode layer 13
The exposed portion on the side surface 101 of the extraction electrode layer 132 is formed. The extraction electrode layer 142 is also provided in the same position for the internal electrode layer 14. Then, as shown in FIG. 1, one of the piezoelectric layers 11 is formed so that both surfaces of the piezoelectric layer 11 have different polarities.
Is provided with an extraction electrode layer 132 on the right side of the drawing.
The lead-out electrode layer 142 is provided on the left side of the drawing for the piezoelectric layer 12 adjacent in the stacking direction. Then, the extraction electrode layers 132, 14
The portions other than 2 are the bonding electrode layers 131 and 141. The internal electrode layers 13 and 14 are the piezoelectric layers 11 and 12, respectively.
The same area, that is, the entire surface electrode configuration.

【0028】上記圧電層11,12は厚みが100μ
m,内部電極層13,14は厚みが5μmである。図1
では省略したが,本例にかかる圧電スタック10は全部
で500枚の圧電層11,12を積層した。
The piezoelectric layers 11 and 12 have a thickness of 100 μm.
The internal electrode layers 13 and 14 have a thickness of 5 μm. Figure 1
Although omitted, the piezoelectric stack 10 according to the present example has a total of 500 piezoelectric layers 11 and 12 laminated.

【0029】本例の圧電層11,12はジルコン酸チタ
ン酸鉛,つまりPZTよりなる。上記内部電極層13,
14はパラジウムと銀とよりなる電極材料と同じ組成の
セラミック材料を共材として含有する。この共材はPZ
Tである。そして,パラジウムと銀とよりなる電極材料
は接合電極層131,141では内部電極層13全体の
50〜80重量%含まれており,接合電極層131,1
41の残りは共材やその他の樹脂としてPVB(ポリビ
ニルブチラール),溶剤等といった成分よりなる。ま
た,取出電極層132,142は,上記電極材料が80
〜100重量%で,上述したような共材,樹脂,溶剤等
が残りを占める。
The piezoelectric layers 11 and 12 of this example are made of lead zirconate titanate, that is, PZT. The internal electrode layer 13,
14 contains as a co-material a ceramic material having the same composition as the electrode material composed of palladium and silver. This material is PZ
T. The bonding electrode layers 131 and 141 contain the electrode material made of palladium and silver in an amount of 50 to 80% by weight based on the total weight of the internal electrode layers 13.
The remainder of 41 is composed of components such as PVB (polyvinyl butyral) as a co-material and other resins, a solvent and the like. Further, the extraction electrode layers 132 and 142 are made of the above-mentioned electrode material of 80
-100% by weight, the above-mentioned co-materials, resins, solvents, etc. account for the rest.

【0030】本例にかかる圧電体素子1の製造方法につ
いて説明する。公知の方法により圧電層11,12の主
原料となる酸化鉛,酸化ジルコニウム,酸化チタン,酸
化ニオブ,炭酸ストロンチウム等の粉末を所望の組成と
なるように秤量する。これを混合機にて乾式混合し,そ
の後800〜950℃で仮焼する。
A method of manufacturing the piezoelectric element 1 according to this example will be described. Powders of lead oxide, zirconium oxide, titanium oxide, niobium oxide, strontium carbonate and the like, which are the main raw materials of the piezoelectric layers 11 and 12, are weighed by a known method so as to have a desired composition. This is dry-mixed with a mixer and then calcined at 800 to 950 ° C.

【0031】次いで,仮焼粉に純水,分散剤を加えてス
ラリーとし,パールミルにより湿式粉砕する。この粉砕
物を乾燥,粉脱脂した後,溶剤,バインダー,可塑剤,
分散剤等を加えてボールミルにより混合する。その後,
このスラリーを真空装置内で攪拌機により攪拌しながら
真空脱泡,粘度調整をする。次いで,スラリーをドクタ
ーブレード装置により一定厚みのシートに成形し,図4
に示すごとく,圧電層の4枚分よりもさらに大きな面積
のグリーンシート50に打ち抜く。
Then, pure water and a dispersant are added to the calcined powder to form a slurry, which is wet-milled by a pearl mill. After drying and degreasing this crushed product, solvent, binder, plasticizer,
Add a dispersant and mix with a ball mill. afterwards,
Vacuum degassing and viscosity adjustment are performed while stirring this slurry in a vacuum device with a stirrer. Next, the slurry is formed into a sheet having a constant thickness by a doctor blade device, and
As shown in FIG. 4, the green sheet 50 having a larger area than the four piezoelectric layers is punched.

【0032】次いで,銀及びパラジウムのペースト(以
下,Ag/Pdペーストという)を二種類準備する。ひ
とつは接合電極層131,141用で,銀70,パラジ
ウム30(重量%)の電極材料を用い,該電極材料60
%に対し共材40%(重量%)を添加した組成である。
もうひとつは取出電極層132,142用で銀70,パ
ラジウム30(重量%)の電極材料を用い,該電極材料
95%に対し共材5%(重量%)を添加した組成であ
る。
Next, two kinds of silver and palladium pastes (hereinafter referred to as Ag / Pd pastes) are prepared. One is for the bonding electrode layers 131 and 141, which uses an electrode material of silver 70 and palladium 30 (wt%).
It is a composition in which 40% (wt%) of the co-material is added to%.
The other is a composition for the extraction electrode layers 132 and 142, in which an electrode material of silver 70 and palladium 30 (wt%) is used, and 5% (wt%) of the common material is added to 95% of the electrode material.

【0033】図4に示すごとく,グリーンシート50の
所定の位置に取出電極層132,142用のAg/Pd
ペーストをスクリーン印刷して印刷部532および54
2を形成する。ついで,図5に示すごとく,グリーンシ
ート50の所定の位置に接合電極層131,141用の
Ag/Pdペーストをスクリーン印刷して印刷部531
および541を形成する。その後,プレス型によるうち
抜きでグリーンシート50を切断し,圧電層11,12
の一枚分のシート51,52を作成する。また,圧電層
11,12の一枚分と同じ大きさで印刷部を設けていな
いシートを2枚準備する(図示略)。
As shown in FIG. 4, Ag / Pd for the extraction electrode layers 132 and 142 are provided at predetermined positions on the green sheet 50.
Screen printing the paste to print sections 532 and 54.
Form 2. Then, as shown in FIG. 5, Ag / Pd paste for the bonding electrode layers 131 and 141 is screen-printed at a predetermined position of the green sheet 50 to print the printed portion 531.
And 541 are formed. After that, the green sheet 50 is cut by punching with a press die, and the piezoelectric layers 11 and 12 are cut.
The sheets 51 and 52 for one sheet are created. In addition, two sheets having the same size as one of the piezoelectric layers 11 and 12 and not provided with the printing portion are prepared (not shown).

【0034】次いで,これらのシート51,52を図1
に示すような圧電スタック10となるように積層して,
取出電極層132,142用の印刷部532,542が
一方の側面に対しシート51,52の一枚おきに露出す
るようにする。また,圧電スタック10の積層方向の上
端および下端は印刷部を設けていないシートをそれぞれ
配置する。
Next, these sheets 51 and 52 are attached to FIG.
Stacked to be a piezoelectric stack 10 as shown in
The printing portions 532 and 542 for the extraction electrode layers 132 and 142 are exposed on every other side of the sheets 51 and 52 on one side surface. In addition, a sheet having no printing portion is arranged at each of the upper end and the lower end of the piezoelectric stack 10 in the stacking direction.

【0035】次いで,温水ラバープレス等による熱圧着
後,電気炉により400〜700℃で脱脂し,900〜
1200℃で焼成する。そして,取出電極層132,1
42が露出した側面101,102において,接合電極
層131,141が露出している部分に絶縁用樹脂を塗
布し,乾燥して絶縁部15とする。ついで,銀メッキ,
ステンレスよりなる板状の側面電極151,152を樹
脂銀による接着で貼り付ける。以上により圧電体素子1
を得る。
Then, after thermocompression bonding with a hot water rubber press or the like, degreasing is performed in an electric furnace at 400 to 700 ° C., and 900 to
Bake at 1200 ° C. Then, the extraction electrode layers 132, 1
On the side surfaces 101 and 102 where 42 is exposed, insulating resin is applied to the portions where the bonding electrode layers 131 and 141 are exposed and dried to form the insulating portion 15. Then, silver plating,
Plate-shaped side surface electrodes 151 and 152 made of stainless steel are attached by adhesion with resin silver. From the above, the piezoelectric element 1
To get

【0036】本例にかかる作用効果について説明する。
内部電極層13,14の一部は圧電層11,12との接
合性を確保する接合電極層131,141であり,他の
部分は側面電極151,152との導通性を確保する取
出電極151,152である。接合電極層131,14
1によって強く圧電層11,12間が密着し,圧電スタ
ック10における剥離等が生じ難くなる。また,取出電
極層132,142が側面電極151,152との間の
導通性を確保して,取出電極層132,142と側面電
極との間の接触(電気)抵抗を低くすることができる。
The function and effect of this example will be described.
Part of the internal electrode layers 13 and 14 is the bonding electrode layers 131 and 141 that ensure the bondability with the piezoelectric layers 11 and 12, and the other part is the extraction electrode 151 that ensures the conductivity with the side surface electrodes 151 and 152. , 152. Bonding electrode layers 131, 14
1, the piezoelectric layers 11 and 12 are strongly adhered to each other, and peeling or the like in the piezoelectric stack 10 is less likely to occur. Further, the extraction electrode layers 132, 142 can secure the electrical continuity between the extraction electrode layers 132, 142 and the contact (electrical) resistance between the extraction electrode layers 132, 142 and the side electrodes.

【0037】また,接合電極層131,141はAg/
Pdペーストに圧電層11,12用材料を混ぜて構成す
る。そのため,接合電極層131,141と圧電層1
1,12との間の収縮率や熱膨張率とが近くなり,両者
間の隔離等が防止できる。また,接合電極層131,1
41に含まれるAg/Pdペーストの量は,従来と比較
して少ない量で済むため,圧電体素子のコストが安くな
る。
The bonding electrode layers 131 and 141 are made of Ag /
The Pd paste is mixed with the materials for the piezoelectric layers 11 and 12. Therefore, the bonding electrode layers 131 and 141 and the piezoelectric layer 1
The shrinkage rate and the thermal expansion rate between 1 and 12 are close to each other, and isolation between the two can be prevented. Also, the bonding electrode layers 131, 1
Since the amount of Ag / Pd paste contained in 41 is smaller than the conventional amount, the cost of the piezoelectric element is reduced.

【0038】以上,本例によれば,圧電層と内部電極層
との剥離が生じ難く,側面電極と内部電極層との間の電
気的導通が確実に確保可能で,コスト安な積層型圧電体
素子を提供することができる。なお,図7,図8に示す
ごとく,圧電層の形状を樽型で構成することもできる。
As described above, according to the present embodiment, the piezoelectric layer and the internal electrode layer are unlikely to be separated from each other, the electrical conduction between the side surface electrode and the internal electrode layer can be reliably ensured, and the cost is low. Body elements can be provided. As shown in FIGS. 7 and 8, the piezoelectric layer may have a barrel shape.

【0039】(実施例2)本例は,接合電極層内部に向
かって嵌入部を取出電極層に設ける。図9に示すごと
く,枝分かれを持つ楔型に伸びる嵌入部133,図10
に示すごとく,まっすぐに伸びる嵌入部133がある。
その他は実施例1と同様の構成である。
(Embodiment 2) In this embodiment, a fitting portion is provided in the extraction electrode layer toward the inside of the bonding electrode layer. As shown in FIG. 9, a wedge-shaped fitting portion 133 having a branch, FIG.
There is a fitting portion 133 that extends straight as shown in FIG.
The other configurations are the same as those in the first embodiment.

【0040】嵌入部133を設けることで,内部電極層
13の中央付近まで延びる電気の通り道ができる。接合
電極層131は圧電層11と同じセラミックが多く含ま
れているため電気抵抗が高く,取出電極層132を介し
て印加した電圧が十分に接合電極層131のすみずみま
でいきわたらず,電位が低くなって,圧電層11に対す
る電圧印加が難しくなることがある。本例のような嵌入
部133を設けることで,嵌入部133を中心として高
電位な部分が内部電極層13に形成され,圧電層11に
対し充分な電圧を印加することができる。その他詳細は
実施例1と同様である。
By providing the fitting portion 133, an electric path extending to the vicinity of the center of the internal electrode layer 13 can be formed. Since the bonding electrode layer 131 contains much of the same ceramic as that of the piezoelectric layer 11, the electrical resistance is high, and the voltage applied via the extraction electrode layer 132 does not fully spread to all the corners of the bonding electrode layer 131, and the potential is The voltage may be lowered, and it may be difficult to apply a voltage to the piezoelectric layer 11. By providing the fitting portion 133 as in this example, a high-potential portion centering on the fitting portion 133 is formed in the internal electrode layer 13, and a sufficient voltage can be applied to the piezoelectric layer 11. Other details are the same as in the first embodiment.

【0041】(実施例3)本例は,図11,図12に示
すごとく,接合電極層の圧電層に対する密着強度と接合
電極層に添加するセラミック材料として使用する共材の
添加量との関係,接合電極層の単位面積あたりの電気抵
抗値と共材の添加量との関係について測定した。
(Embodiment 3) In this embodiment, as shown in FIGS. 11 and 12, the relationship between the adhesion strength of the bonding electrode layer to the piezoelectric layer and the addition amount of the common material used as the ceramic material added to the bonding electrode layer. The relationship between the electrical resistance value per unit area of the bonding electrode layer and the additive amount of the common material was measured.

【0042】実施例1と同様の積層型圧電体素子で,接
合電極層に対する共材の添加量が異なる試料を7種類,
また1種類の試料については各3本の素子を準備した。
そして各試料における接合電極層と圧電層との密着強度
を,アムスラー試験機を用いて引張り試験し,測定結果
を図11に記載した。同図より知れるごとく,接合電極
層に対する共材の添加量が多くなるほど密着強度が高く
なるが,45重量%以上は添加量が増えても密着強度に
変化があまりみられないことがわかった。
In the same laminated piezoelectric element as in Example 1, seven kinds of samples having different amounts of the common material added to the bonding electrode layer were prepared.
In addition, three elements were prepared for each sample.
Then, the adhesion strength between the bonding electrode layer and the piezoelectric layer in each sample was subjected to a tensile test using an Amsler tester, and the measurement results are shown in FIG. As is known from the figure, the adhesion strength increases as the amount of the co-material added to the bonding electrode layer increases, but it was found that the adhesion strength does not change much at 45 wt% or more even if the addition amount increases.

【0043】また,焼き付け銀よりなる測定用電極を,
試料の側面の+−の電極を取り出していない側(内部電
極層が露出していない部分)に設け,設ける範囲は10
〜50層分の間で適宜選択する。本例は20層分設け
た。1層だけだと測定用電極に対する測定端子の接続が
困難となるためである。そして,接合電極層の電気抵抗
値を接触抵抗を相殺するため,電圧降下法で測定した。
このようにして測定された抵抗値を20倍して一層あた
りの値に換算し,さらに単位面積あたりの値に換算して
図12に記載した。
A measuring electrode made of baked silver
The side of the sample is provided on the side where the + -electrode is not taken out (the part where the internal electrode layer is not exposed), and the range is 10
It is appropriately selected between 50 layers. In this example, 20 layers are provided. This is because if there is only one layer, it will be difficult to connect the measurement terminal to the measurement electrode. Then, the electrical resistance value of the bonding electrode layer was measured by the voltage drop method in order to cancel the contact resistance.
The resistance value thus measured was multiplied by 20, converted into a value per layer, and further converted into a value per unit area, and described in FIG.

【0044】図12の縦軸の単位『Ω/□』は接合電極
層全体の電気抵抗値(上述の測定により得た値)を接合
電極層の面積で割った値を示している。また,図12の
縦軸は対数目盛とした。同図より,共材の添加量が50
重量%を越えた付近から急激に電気抵抗値が増大するこ
とが明らかである。
The unit "Ω / □" on the vertical axis of FIG. 12 represents a value obtained by dividing the electric resistance value of the entire bonding electrode layer (the value obtained by the above-mentioned measurement) by the area of the bonding electrode layer. The vertical axis of FIG. 12 is a logarithmic scale. From the figure, the addition amount of co-material is 50
It is clear that the electric resistance value sharply increases from the vicinity of exceeding the weight percentage.

【0045】そして,同図の中央に引いた境界線Mより
も接合電極層の電気抵抗値が高くなった場合,電流が流
れにくくなり,圧電層に充分な電圧を印加することが困
難となった。
When the electric resistance value of the junction electrode layer becomes higher than the boundary line M drawn in the center of the figure, it becomes difficult for current to flow, and it becomes difficult to apply a sufficient voltage to the piezoelectric layer. It was

【0046】以上により,接合電極層に対し,10重量
%以上,50重量%未満の共材を添加してやることで,
圧電層と優れた密着性が得られることが分かった。特に
共材を35重量%以上加えることで高い密着性が得られ
ることが分かった。
From the above, by adding 10% by weight or more and less than 50% by weight of the co-material to the bonding electrode layer,
It was found that excellent adhesion with the piezoelectric layer was obtained. In particular, it was found that high adhesion can be obtained by adding 35% by weight or more of the co-material.

【0047】[0047]

【図面の簡単な説明】[Brief description of drawings]

【図1】実施例1における,圧電スタックの斜視展開
図。
FIG. 1 is a perspective development view of a piezoelectric stack according to a first embodiment.

【図2】実施例1における,圧電層と内部電極層との断
面説明図。
FIG. 2 is an explanatory cross-sectional view of a piezoelectric layer and an internal electrode layer in Example 1.

【図3】実施例1における,圧電体素子の斜視図。FIG. 3 is a perspective view of a piezoelectric element according to the first embodiment.

【図4】実施例1における,グリーンシートと取出電極
層用の印刷部との説明図。
FIG. 4 is an explanatory diagram of a green sheet and a print portion for an extraction electrode layer according to the first embodiment.

【図5】実施例1における,グリーンシートと取出電極
層用,接合電極層用の印刷部との説明図。
FIG. 5 is an explanatory diagram of a green sheet and printed portions for a lead-out electrode layer and a bonding electrode layer in the first embodiment.

【図6】実施例1における,圧電層用のシートの説明
図。
FIG. 6 is an explanatory diagram of a piezoelectric layer sheet according to the first embodiment.

【図7】実施例1における,樽型の圧電層を有する圧電
スタックの斜視展開図。
FIG. 7 is a perspective development view of a piezoelectric stack having a barrel-shaped piezoelectric layer according to the first embodiment.

【図8】実施例1における,樽型の圧電体素子の斜視説
明図。
FIG. 8 is an explanatory perspective view of a barrel-shaped piezoelectric element according to the first embodiment.

【図9】実施例2における,枝型の嵌入部を持つ取出電
極層用の説明図。
FIG. 9 is an explanatory view for an extraction electrode layer having a branch-shaped fitting portion in the second embodiment.

【図10】実施例2における,まっすぐな嵌入部を持つ
取出電極層用の説明図。
FIG. 10 is an explanatory view for an extraction electrode layer having a straight fitting portion in the second embodiment.

【図11】実施例3における,接合電極層の圧電層に対
する密着強度と共材の添加量との関係を示す線図。
FIG. 11 is a diagram showing the relationship between the adhesion strength of the bonding electrode layer to the piezoelectric layer and the additive amount of the common material in Example 3.

【図12】実施例3における,接合電極層の単位面積あ
たりの電気抵抗値と共材の添加量との関係を示す線図。
FIG. 12 is a graph showing the relationship between the electrical resistance value per unit area of the bonding electrode layer and the additive amount of the common material in Example 3.

【図13】従来における,部分内部電極層を設けた圧電
層の平面図。
FIG. 13 is a plan view of a conventional piezoelectric layer provided with a partial internal electrode layer.

【図14】従来における,部分内部電極層を設けた圧電
体素子の平面図。
FIG. 14 is a plan view of a conventional piezoelectric element having a partial internal electrode layer.

【図15】従来における,部分内部電極層を設けた圧電
体素子の説明図。
FIG. 15 is an explanatory diagram of a conventional piezoelectric element provided with a partial internal electrode layer.

【図16】従来における,全面内部電極層をもつ圧電ス
タックの斜視展開図。
FIG. 16 is a perspective development view of a conventional piezoelectric stack having an entire surface internal electrode layer.

【符号の説明】[Explanation of symbols]

1...圧電体素子, 10...圧電スタック, 11,12...圧電層, 13,14...内部電極層, 131,141...接合電極層, 132,142...取出電極層, 1. . . Piezoelectric element, 10. . . Piezoelectric stack, 11,12. . . Piezoelectric layer, 13, 14. . . Internal electrode layer, 131, 141. . . Junction electrode layer, 132, 142. . . Extraction electrode layer,

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 印加電圧に応じて伸張する複数の圧電層
と印加電圧供給用の内部電極層とを交互に積層した圧電
スタックと,該圧電スタックの側面に上記内部電極層と
一層おきに導通するよう設けた一対の側面電極とよりな
り,また,上記内部電極層は取出電極層と接合電極層と
よりなり,上記取出電極層は,導電性が高く上記側面電
極との導電性を確保し,上記接合電極層は圧電層との接
合性を確保することを特徴とする積層型圧電体素子。
1. A piezoelectric stack in which a plurality of piezoelectric layers that expand in response to an applied voltage and internal electrode layers for supplying an applied voltage are alternately laminated, and a conductive layer is alternately provided on the side surface of the piezoelectric stack. And a pair of side surface electrodes provided so that the internal electrode layer includes an extraction electrode layer and a bonding electrode layer, and the extraction electrode layer has high conductivity and secures conductivity with the side surface electrode. The laminated piezoelectric element characterized in that the bonding electrode layer secures the bonding property with the piezoelectric layer.
【請求項2】 請求項1において,上記接合電極層は上
記内部電極層の表面積の80〜99%を占めることを特
徴とする積層型圧電体素子。
2. The laminated piezoelectric element according to claim 1, wherein the bonding electrode layer occupies 80 to 99% of the surface area of the internal electrode layer.
【請求項3】 請求項1または2において,上記接合電
極層は,セラミック材料を10〜50重量%含有するこ
とを特徴とする積層型圧電体素子。
3. The multilayer piezoelectric element according to claim 1, wherein the bonding electrode layer contains 10 to 50% by weight of a ceramic material.
【請求項4】 請求項1〜3のいずれか1項において,
上記接合電極層の原料粉末は,上記圧電層の原料粉末よ
りも平均粒径が大きいことを特徴とする積層型圧電体素
子。
4. The method according to claim 1, wherein
The laminated piezoelectric element, wherein the raw material powder for the bonding electrode layer has a larger average particle diameter than the raw material powder for the piezoelectric layer.
【請求項5】 請求項4において,上記接合電極層の原
料粉末の平均粒径は1〜5μmであることを特徴とする
積層型圧電体素子。
5. The multilayer piezoelectric element according to claim 4, wherein the raw material powder for the bonding electrode layer has an average particle size of 1 to 5 μm.
JP2001370396A 2001-12-04 2001-12-04 Multilayer piezoelectric element Expired - Fee Related JP3855750B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001370396A JP3855750B2 (en) 2001-12-04 2001-12-04 Multilayer piezoelectric element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001370396A JP3855750B2 (en) 2001-12-04 2001-12-04 Multilayer piezoelectric element

Publications (2)

Publication Number Publication Date
JP2003174206A true JP2003174206A (en) 2003-06-20
JP3855750B2 JP3855750B2 (en) 2006-12-13

Family

ID=19179627

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001370396A Expired - Fee Related JP3855750B2 (en) 2001-12-04 2001-12-04 Multilayer piezoelectric element

Country Status (1)

Country Link
JP (1) JP3855750B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005174974A (en) * 2003-12-08 2005-06-30 Matsushita Electric Ind Co Ltd Manufacturing method of multilayer piezoelectric component
JP2005183607A (en) * 2003-12-18 2005-07-07 Kyocera Corp Multilayer piezoelectric element and injection device
JP2005203706A (en) * 2004-01-19 2005-07-28 Kyocera Corp Multilayer piezoelectric element and injection device
JP2005244090A (en) * 2004-02-27 2005-09-08 Kyocera Corp Multilayer piezoelectric body, piezoelectric actuator and print head
JP2005243677A (en) * 2004-02-24 2005-09-08 Kyocera Corp Multilayer electronic component, method for manufacturing the same, and injection apparatus using the same
JP2012080121A (en) * 2011-12-20 2012-04-19 Kyocera Corp Laminated piezoelectric body, piezoelectric actuator, and print head

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005174974A (en) * 2003-12-08 2005-06-30 Matsushita Electric Ind Co Ltd Manufacturing method of multilayer piezoelectric component
JP2005183607A (en) * 2003-12-18 2005-07-07 Kyocera Corp Multilayer piezoelectric element and injection device
JP2005203706A (en) * 2004-01-19 2005-07-28 Kyocera Corp Multilayer piezoelectric element and injection device
JP2005243677A (en) * 2004-02-24 2005-09-08 Kyocera Corp Multilayer electronic component, method for manufacturing the same, and injection apparatus using the same
JP2005244090A (en) * 2004-02-27 2005-09-08 Kyocera Corp Multilayer piezoelectric body, piezoelectric actuator and print head
JP2012080121A (en) * 2011-12-20 2012-04-19 Kyocera Corp Laminated piezoelectric body, piezoelectric actuator, and print head

Also Published As

Publication number Publication date
JP3855750B2 (en) 2006-12-13

Similar Documents

Publication Publication Date Title
EP1732146B1 (en) Multilayer piezoelectric element
US6960271B2 (en) Laminate-type dielectric device, a production method and an electrode paste material
JPH04299588A (en) Electrostriction effect element
CN1898813B (en) Thick film electrodes and multilayer ceramic electronics
JP3797060B2 (en) Ceramic laminate and manufacturing method thereof
EP1677370B1 (en) Multilayer piezoelectric device
EP2012374B1 (en) Multi-layer piezoelectric element
CN103380467A (en) Mounting structure for electronic components
US9598319B2 (en) Piezoceramic multi-layer element
JP4590868B2 (en) Multilayer piezoelectric element and method for manufacturing the same
EP1930962B1 (en) Layered piezoelectric element and injection device using the same
JP2003174206A (en) Stacked piezoelectric element
JP4565349B2 (en) Manufacturing method of multilayer piezoelectric ceramic component
JP2001069771A (en) Multilayer piezoelectric actuator
JPH11121820A (en) Multilayer piezoelectric actuator
JPH03283581A (en) Laminated piezoelectric actuator element
JP4211419B2 (en) Multilayer piezoelectric element
JP4654690B2 (en) Multilayer varistor
JP4925563B2 (en) Multilayer piezoelectric element and jetting apparatus using the same
JP2666758B2 (en) Multilayer piezoelectric element
JP2850200B2 (en) Multilayer ceramic electronic components
JPH06296049A (en) Laminated type piezoelectric electrostrictive device
JP3078375B2 (en) Multilayer ceramic capacitors
CN118402337A (en) Laminated piezoelectric element and electronic device
JP2004352547A (en) Ceramic green sheet, method for manufacturing the same, and method for manufacturing ceramic multilayer substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040419

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060524

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060606

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060731

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060822

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060904

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees