JP2006065788A - リコンフィギュラブル回路を備えた処理装置 - Google Patents

リコンフィギュラブル回路を備えた処理装置 Download PDF

Info

Publication number: JP2006065788A
Authority: JP; Japan
Prior art keywords: control data; setting data; dfg; group; data
Prior art date: 2004-08-30
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Pending

Application number

JP2004250671A

Other languages

English (en)

Japanese (ja)

Other versions

JP2006065788A5 (2

Inventor

Makoto Kosone

真小曽根

Hiroshi Nakajima

洋中島

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Sanyo Electric Co Ltd

Original Assignee

Sanyo Electric Co Ltd

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

2004-08-30

Filing date

2004-08-30

Publication date

2006-03-09

2004-08-30 Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd

2004-08-30 Priority to JP2004250671A priority Critical patent/JP2006065788A/ja

2005-08-29 Priority to US11/212,598 priority patent/US7941794B2/en

2005-08-29 Priority to CN 200510095979 priority patent/CN1744093A/zh

2006-03-09 Publication of JP2006065788A publication Critical patent/JP2006065788A/ja

2006-12-28 Publication of JP2006065788A5 publication Critical patent/JP2006065788A5/ja

Status Pending legal-status Critical Current

Links

238000012545 processing Methods 0.000 claims abstract description 99
238000000034 method Methods 0.000 claims description 21
230000006870 function Effects 0.000 claims description 17
230000008569 process Effects 0.000 claims description 17
238000003860 storage Methods 0.000 claims description 7
230000008859 change Effects 0.000 claims description 3
238000004364 calculation method Methods 0.000 description 15
238000004422 calculation algorithm Methods 0.000 description 7
238000010586 diagram Methods 0.000 description 3
238000013507 mapping Methods 0.000 description 3
238000012986 modification Methods 0.000 description 3
230000004048 modification Effects 0.000 description 3
230000008901 benefit Effects 0.000 description 2
238000004590 computer program Methods 0.000 description 1
238000011161 development Methods 0.000 description 1
238000004519 manufacturing process Methods 0.000 description 1
239000011159 matrix material Substances 0.000 description 1
230000009467 reduction Effects 0.000 description 1
238000004904 shortening Methods 0.000 description 1
238000012546 transfer Methods 0.000 description 1

Images

Landscapes

Microcomputers (AREA)
Stored Programmes (AREA)

JP2004250671A 2004-08-30 2004-08-30 リコンフィギュラブル回路を備えた処理装置 Pending JP2006065788A (ja)

Priority Applications (3)

Application Number	Priority Date	Filing Date	Title
JP2004250671A JP2006065788A (ja)	2004-08-30	2004-08-30	リコンフィギュラブル回路を備えた処理装置
US11/212,598 US7941794B2 (en)	2004-08-30	2005-08-29	Data flow graph processing method and processing apparatus provided with reconfigurable circuit
CN 200510095979 CN1744093A (zh)	2004-08-30	2005-08-29	数据流图处理方法及具备可重构电路的处理装置

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP2004250671A JP2006065788A (ja)	2004-08-30	2004-08-30	リコンフィギュラブル回路を備えた処理装置

Publications (2)

Publication Number	Publication Date
JP2006065788A true JP2006065788A (ja)	2006-03-09
JP2006065788A5 JP2006065788A5 (2)	2006-12-28

Family

ID=36112196

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP2004250671A Pending JP2006065788A (ja)	2004-08-30	2004-08-30	リコンフィギュラブル回路を備えた処理装置

Country Status (2)

Country	Link
JP (1)	JP2006065788A (2)
CN (1)	CN1744093A (2)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JP2008181361A (ja) *	2007-01-25	2008-08-07	Fuji Xerox Co Ltd	データ処理装置、画像処理装置、及びデータ処理プログラム
JP2008541216A (ja) *	2005-05-05	2008-11-20	イセラ・インコーポレーテッド	構成可能な処理のための装置、及び方法
JP2009122809A (ja) *	2007-11-13	2009-06-04	Hitachi Ltd	コンパイラおよびツールチェイン
JP2009187478A (ja) *	2008-02-08	2009-08-20	Sanyo Electric Co Ltd	情報処理装置、情報処理方法およびプロセッサ

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US8136063B2 (en) *	2008-11-14	2012-03-13	Synopsys, Inc.	Unfolding algorithm in multirate system folding
CN102438149B (zh) *	2011-10-10	2014-06-18	上海交通大学	一种基于可重构技术的avs反变换的实现方法
US9529587B2 (en) *	2014-12-19	2016-12-27	Intel Corporation	Refactoring data flow applications without source code changes or recompilation
CN106648883B (zh) *	2016-09-14	2020-02-04	深圳鲲云信息科技有限公司	基于fpga的动态可重构硬件加速方法及系统

2004
- 2004-08-30 JP JP2004250671A patent/JP2006065788A/ja active Pending
2005
- 2005-08-29 CN CN 200510095979 patent/CN1744093A/zh active Pending

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JP2008541216A (ja) *	2005-05-05	2008-11-20	イセラ・インコーポレーテッド	構成可能な処理のための装置、及び方法
JP2008181361A (ja) *	2007-01-25	2008-08-07	Fuji Xerox Co Ltd	データ処理装置、画像処理装置、及びデータ処理プログラム
JP2009122809A (ja) *	2007-11-13	2009-06-04	Hitachi Ltd	コンパイラおよびツールチェイン
JP2009187478A (ja) *	2008-02-08	2009-08-20	Sanyo Electric Co Ltd	情報処理装置、情報処理方法およびプロセッサ

Also Published As

Publication number	Publication date
CN1744093A (zh)	2006-03-08

Similar Documents

Publication	Publication Date	Title
US7941794B2 (en)	2011-05-10	Data flow graph processing method and processing apparatus provided with reconfigurable circuit
US5333280A (en)	1994-07-26	Parallel pipelined instruction processing system for very long instruction word
CN111459549B (zh)	2022-11-01	具有高度领先分支预测器的微处理器
US7653805B2 (en)	2010-01-26	Processing in pipelined computing units with data line and circuit configuration rule signal line
JP2003296096A (ja)	2003-10-17	シリアル演算パイプライン、演算装置、算術論理演算回路およびシリアル演算パイプラインによる演算方法
JP2006065788A (ja)	2006-03-09	リコンフィギュラブル回路を備えた処理装置
JP5821332B2 (ja)	2015-11-24	リコンフィグ可能な集積回路装置
JP4484756B2 (ja)	2010-06-16	リコンフィギュラブル回路および処理装置
US20250130808A1 (en)	2025-04-24	Vector transformation in parallel with arithmetic operation
JP2006099719A (ja)	2006-04-13	処理装置
JP4553615B2 (ja)	2010-09-29	処理装置
JP4260086B2 (ja)	2009-04-30	データフローグラフ生成装置、処理装置、リコンフィギュラブル回路。
JP4413052B2 (ja)	2010-02-10	データフローグラフ処理装置および処理装置
JP2006065786A (ja)	2006-03-09	処理装置
US6183141B1 (en)	2001-02-06	Minimizing program code storage for performing regular and repetitive operations in a programmable processor
WO2007029169A2 (en)	2007-03-15	Processor array with separate serial module
US20110066827A1 (en)	2011-03-17	Multiprocessor
JP2006099720A (ja)	2006-04-13	データフローグラフ処理方法
JP4610236B2 (ja)	2011-01-12	設定データ生成装置
JP2007272394A (ja)	2007-10-18	データフローグラフ再構成装置、リコンフィギュラブル回路の設定データ生成装置、処理装置、及びリコンフィギュラブル回路
JP4436734B2 (ja)	2010-03-24	処理装置
JP3488815B2 (ja)	2004-01-19	アドレス記憶回路
JP2004252556A (ja)	2004-09-09	情報処理装置
JP2007280297A (ja)	2007-10-25	プロセッサ、レジスタファイル回路、集積回路装置、マイクロコンピュータ及び電子機器
JP2010204913A (ja)	2010-09-16	ベクトル処理装置

Legal Events

Date	Code	Title	Description
2006-11-16	A521	Written amendment	Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061115
2006-12-06	A621	Written request for application examination	Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061205
2008-10-31	A977	Report on retrieval	Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20081031
2008-12-03	A131	Notification of reasons for refusal	Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081202
2009-01-31	A521	Written amendment	Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090130
2009-08-19	A02	Decision of refusal	Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090818