JP2006509288A - マイクロプロセッサおよび補助演算ユニットを有するデータ処理デバイスおよび関連方法 - Google Patents

マイクロプロセッサおよび補助演算ユニットを有するデータ処理デバイスおよび関連方法 Download PDF

Info

Publication number
JP2006509288A
JP2006509288A JP2004556646A JP2004556646A JP2006509288A JP 2006509288 A JP2006509288 A JP 2006509288A JP 2004556646 A JP2004556646 A JP 2004556646A JP 2004556646 A JP2004556646 A JP 2004556646A JP 2006509288 A JP2006509288 A JP 2006509288A
Authority
JP
Japan
Prior art keywords
register
registers
data processing
processing device
arithmetic unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004556646A
Other languages
English (en)
Japanese (ja)
Inventor
トマス、ベーリング
ラルフ、マルツァーン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of JP2006509288A publication Critical patent/JP2006509288A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP2004556646A 2002-12-04 2003-11-25 マイクロプロセッサおよび補助演算ユニットを有するデータ処理デバイスおよび関連方法 Pending JP2006509288A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10256586A DE10256586A1 (de) 2002-12-04 2002-12-04 Datenverarbeitungseinrichtung mit Mikroprozessor und mit zusätzlicher Recheneinheit sowie zugeordnetes Verfahren
PCT/IB2003/005436 WO2004051465A2 (en) 2002-12-04 2003-11-25 Data processing device with microprocessor and with additional arithmetic unit and associated method

Publications (1)

Publication Number Publication Date
JP2006509288A true JP2006509288A (ja) 2006-03-16

Family

ID=32318928

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004556646A Pending JP2006509288A (ja) 2002-12-04 2003-11-25 マイクロプロセッサおよび補助演算ユニットを有するデータ処理デバイスおよび関連方法

Country Status (7)

Country Link
US (1) US20060136539A1 (de)
EP (1) EP1573513A2 (de)
JP (1) JP2006509288A (de)
CN (1) CN100371887C (de)
AU (1) AU2003280178A1 (de)
DE (1) DE10256586A1 (de)
WO (1) WO2004051465A2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101482903B (zh) * 2008-01-09 2010-09-29 联想(北京)有限公司 硬件安全单元
CN110245096B (zh) * 2019-06-24 2023-07-25 苏州暴雪电子科技有限公司 一种实现处理器直接连接扩展计算模块的方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5960209A (en) * 1996-03-11 1999-09-28 Mitel Corporation Scaleable digital signal processor with parallel architecture
DE19630861A1 (de) * 1996-07-31 1998-02-05 Philips Patentverwaltung Datenverarbeitungseinrichtung mit einem Mikroprozessor und einer zusätzlichen Recheneinheit
US5835788A (en) * 1996-09-18 1998-11-10 Electronics For Imaging System for transferring input/output data independently through an input/output bus interface in response to programmable instructions stored in a program memory
US6292888B1 (en) * 1999-01-27 2001-09-18 Clearwater Networks, Inc. Register transfer unit for electronic processor
US6832296B2 (en) * 2002-04-09 2004-12-14 Ip-First, Llc Microprocessor with repeat prefetch instruction

Also Published As

Publication number Publication date
AU2003280178A1 (en) 2004-06-23
CN100371887C (zh) 2008-02-27
EP1573513A2 (de) 2005-09-14
CN1720502A (zh) 2006-01-11
WO2004051465A2 (en) 2004-06-17
WO2004051465A3 (en) 2005-04-07
US20060136539A1 (en) 2006-06-22
DE10256586A1 (de) 2004-06-17

Similar Documents

Publication Publication Date Title
KR100843280B1 (ko) 메모리 시스템 및 그것의 데이터 전송 방법
US7233541B2 (en) Storage device
US5163154A (en) Microcontroller for the rapid execution of a large number of operations which can be broken down into sequences of operations of the same kind
FI4000214T3 (fi) Kryptografinen arkkitehtuuri kryptografista permutaatiota varten
EP2962187B1 (de) Vektorregisteradressierung und funktionen auf grundlage eines skalaren registerdatenwertes
JPS6122828B2 (de)
US9448926B2 (en) Bidirectional counter in a flash memory
KR20000076310A (ko) 리스크 구조를 갖는 8 비트 마이크로콘트롤러
US5666510A (en) Data processing device having an expandable address space
US6691179B2 (en) Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value
JPH11509950A (ja) Ｎ本未満のｉ／ｏピンを伴うｎビットのデータバス幅をもつマイクロコントローラ及びそのための方法
GB2374704A (en) Serial data input to a non-volatile memory
US6578139B1 (en) Processor architecture scheme which uses virtual address registers to implement different addressing modes and method therefor
KR19990037572A (ko) 뱅크 어드레스 값을 공급하는 다중 소스를 구비하는 프로세서구조 설계 및 그 설계방법
EP0478149B1 (de) Arbeitsstation und dazugehöriges Konfigurationsverfahren
EP1891532A1 (de) Indexextraktionsadressierung von byteadressierbaren speichern
US5889622A (en) Data processing device including a microprocessor and an additional arithmetic unit
JP2008154432A (ja) インバータ装置のパラメータ転送システム，インバータ装置及びパラメータ転送装置
CN100371887C (zh) 具有微处理器和具有附加运算单元的数据处理装置及相关方法
JP2012022479A (ja) マイクロコントローラ及びその制御方法
US6934819B2 (en) Method for memory addressing in micro controller and device using the same
JP4664453B2 (ja) オーバーレイド・ページ化メモリ制御レジスタを有するデータ処理システム
CN118860259A (zh) 存储器数据的读取方法、装置、设备及存储介质
JP2000105758A (ja) マイクロコンピュータ
US9892089B2 (en) Arithmetic logical unit array, microprocessor, and method for driving an arithmetic logical unit array

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061124

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080618

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080529

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080801

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20081104

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20081111

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20081201

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20081208

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081216

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090313