JP3424497B2 - Manufacturing method of ceramic electronic components - Google Patents
Manufacturing method of ceramic electronic componentsInfo
- Publication number
- JP3424497B2 JP3424497B2 JP13330997A JP13330997A JP3424497B2 JP 3424497 B2 JP3424497 B2 JP 3424497B2 JP 13330997 A JP13330997 A JP 13330997A JP 13330997 A JP13330997 A JP 13330997A JP 3424497 B2 JP3424497 B2 JP 3424497B2
- Authority
- JP
- Japan
- Prior art keywords
- ceramic
- electrodes
- electrode
- electronic component
- fusion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Thermistors And Varistors (AREA)
Description
【0001】[0001]
【発明の属する技術分野】本発明はセラミック電子部品
の製造方法に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a ceramic electronic component.
【0002】[0002]
【従来の技術】従来のセラミック素子への電極形成方法
は、セラミック素子を焼成した後に電極ペーストを塗布
し、これを耐熱性の金属網、またはセラミック板上に平
面状に整列させて電極焼き付け処理を行っていた。2. Description of the Related Art A conventional method for forming an electrode on a ceramic element is to apply an electrode paste after firing the ceramic element, align the electrode paste on a heat-resistant metal net or a ceramic plate in a plane, and perform an electrode baking process. Was going on.
【0003】[0003]
【発明が解決しようとする課題】前記構成の電子部品の
製造方法では、電極を塗布したセラミック素子の隣接し
たもの同士の電極面が互いに接触したまま焼き付け処理
を行うと電極面同士が融着し、これを剥がすと電極の一
部が剥離するため、電極面同士が接触しないよう平面状
に整列させて焼成する必要があった。In the method of manufacturing an electronic component having the above-mentioned structure, when baking is performed while the electrode surfaces of adjacent ceramic elements coated with electrodes are in contact with each other, the electrode surfaces are fused to each other. However, when this is peeled off, a part of the electrode is peeled off, so it was necessary to arrange the electrodes in a flat plane so that the electrode surfaces would not come into contact with each other, and then to bake.
【0004】本発明はこの問題点を解決するものであ
り、電極面を損なう事なく、一度に多くの電極焼き付け
処理が可能なセラミック電子部品の製造方法を提供する
ことを目的とする。The present invention solves this problem, and an object of the present invention is to provide a method of manufacturing a ceramic electronic component which allows a large number of electrodes to be baked at one time without damaging the electrode surface.
【0005】[0005]
【課題を解決するための手段】この目的を達成するため
本発明は、隣接するセラミック素子の電極間に、NiO
を含む融着防止体を介在させて電極焼き付け処理を行
い、その後、前記融着防止体を分離するものである。こ
の方法によると電極面が互いに直接接触しないため、平
面状に整列させなくても電極同士の融着が発生せず、一
度に多くのセラミック素子の電極焼き付け処理を行うこ
とが可能になる。To achieve this object, the present invention provides NiO between electrodes of adjacent ceramic elements.
Electrode baking is performed with an anti-fusing body containing
After that, the fusion preventing body is separated . According to this method, since the electrode surfaces do not come into direct contact with each other, fusion of the electrodes does not occur even if they are not aligned in a plane, and it is possible to perform electrode baking processing for many ceramic elements at once.
【0006】[0006]
【発明の実施の形態】本発明の請求項1に記載の発明
は、隣接するセラミック素子の電極間に、NiOを含む
融着防止体を介在させて電極焼き付け処理を行い、その
後、前記融着防止体を分離するセラミック電子部品の製
造方法であって、介在させた融着防止体が、隣接したセ
ラミック素子の電極同士の接触を妨げ、セラミック素子
同士が積み重なった状態で電極焼き付け処理を行っても
電極同士の融着を防止することができ、しかも融着防止
体を構成するNiOはセラミック素子及び電極成分と反
応性が低いため、焼き付け後のセラミック素子と融着防
止体の分離は容易に行え、セラミック素子の生産性が向
上する。The invention according to claim 1 of the embodiment of the present invention is, between the electrodes of the ceramic element adjacent, have row electrodes baked with intervening fusion preventive member including NiO, its
A method of manufacturing a ceramic electronic component for separating the fusion preventive body, wherein the interposed fusion preventive body prevents the electrodes of adjacent ceramic elements from contacting each other, and the ceramic elements are stacked in a stacked state. It is possible to prevent fusion between electrodes even if baking is performed, and since NiO forming the fusion prevention body has low reactivity with the ceramic element and electrode components, the ceramic element after fusion and the fusion prevention body Can be easily separated, and the productivity of the ceramic element is improved.
【0007】本発明の請求項2に記載の発明は、粉末ま
たは顆粒状の融着防止体を隣接するセラミック素子の電
極間に介在させて電極焼き付け処理を行い、その後、前
記融着防止体を分離するセラミック電子部品の製造方法
であり、介在させた粉末または顆粒状の融着防止体は、
電極の融着を防止するとともに、電極焼き付け後のセラ
ミック素子との分離も容易となる。[0007] The invention according to claim 2 of the present invention, the powder or granular anti-fusing body is interposed between electrodes of adjacent ceramic elements have the row electrodes baking, then before
A method for producing a ceramic electronic component for separating the fusion preventing body, wherein the powder or granular fusion preventing body interposed is:
The fusion of the electrodes is prevented, and the electrodes are easily separated from the ceramic element after baking.
【0008】本発明の請求項3に記載の発明は、板状の
融着防止体を、電極を塗布したセラミック素子と交互に
積み重ねて電極焼付け処理を行い、その後、前記融着防
止体を分離するセラミック電子部品の製造方法であり、
板状の融着防止体を介在させることにより、電極焼き付
け後のセラミック素子の分離が更に容易となるととも
に、電極焼き付けの準備作業も簡単になる。[0008] The invention according to claim 3 of the present invention, the plate-like anti-blocking body have the row electrodes baking stacked alternately with ceramic element coated with electrodes, then, the fusion Chakubo
A method of manufacturing a ceramic electronic component that separates a stopper ,
By interposing the plate-shaped anti-fusing body, it becomes easier to separate the ceramic element after the electrodes are baked, and the preparation work for the electrodes is also simplified.
【0009】本発明の請求項4に記載の発明は、複数個
の孔を設けた板状の融着防止体を、電極を塗布したセラ
ミック素子と交互に積み重ねて電極焼き付け処理を行
い、その後、前記融着防止体を分離するセラミック電子
部品の製造方法であり、板状の融着防止体に複数個の孔
を設けることにより、融着防止体としての体積が小さく
なり、この結果熱容量は小さくなり、電極焼き付け時の
加熱、冷却に要するエネルギーが削減できる。According to a fourth aspect of the present invention, a plate-shaped fusion preventing body having a plurality of holes is alternately stacked with a ceramic element coated with an electrode to perform an electrode baking process.
After that, it is a method for manufacturing a ceramic electronic component in which the fusion preventing body is separated , and by providing a plurality of holes in the plate-shaped fusion preventing body, the volume of the fusion preventing body is reduced, As a result, the heat capacity becomes small, and the energy required for heating and cooling when baking the electrodes can be reduced.
【0010】本発明の請求項5に記載の発明は、電極を
塗布したセラミック成形体の電極間に、NiOを含む融
着防止体を介在させ、セラミック成形体と電極とを同時
に焼成し、その後、前記融着防止体を分離するセラミッ
ク電子部品の製造方法であり、これによりセラミック成
形体同士、及び塗布した電極同士の融着を防止し、セラ
ミック成形体と塗布した電極を同時に焼成することがで
き、また介在させた融着防止体の除去も簡単で作業工程
を簡略化することができる。According to a fifth aspect of the present invention, the fusion preventive body containing NiO is interposed between the electrodes of the ceramic molded body to which the electrodes are applied, and the ceramic molded body and the electrodes are simultaneously fired , and thereafter, , A ceramic for separating the fusion preventing body
(C) A method of manufacturing electronic components, which prevents fusion between ceramic compacts and applied electrodes, and enables simultaneous firing of ceramic compacts and coated electrodes, and prevention of intervening fusion. The removal of the body is also easy and the work process can be simplified.
【0011】本発明の請求項6に記載の発明は、セラミ
ック成形体を、粉末、または顆粒状の融着防止体中に埋
没させて、セラミック成形体と塗布した電極とを同時に
焼成し、その後、前記融着防止体を分離するセラミック
電子部品の製造方法であり、電極を塗布したセラミック
成形体を、粉末、または顆粒状の融着防止体中に埋没さ
せることで、焼成雰囲気を一定にすることができ、得ら
れたセラミック焼結体の特性バラツキを小さくすること
ができる。According to a sixth aspect of the present invention, the ceramic molded body is embedded in a powder or granular fusion preventing body, and the ceramic molded body and the applied electrode are simultaneously fired , and thereafter, A ceramic manufacturing method for separating the anti-fusing body, the method comprising the steps of: burying a ceramic molded body coated with an electrode in a powder or granular anti-fusion body to form a firing atmosphere. Can be kept constant, and variations in characteristics of the obtained ceramic sintered body can be reduced.
【0012】以下、本発明の一実施形態を添付図面とと
もに説明する。
(実施形態1)図1において、1はZnOを主成分と
し、副成分としてBi2O3,Co2O3,MnO2などを
含むセラミック素子の一例として用いたバリスタ焼結体
である。このバリスタ焼結体1の主平面に電極ペースト
を塗布し、電極2を設けた後、それぞれの電極2面に融
着防止体としてNiO粉末3を介在させた後、バリスタ
焼結体1を三段積重ね、800℃の温度で電極2の焼き
付け処理を行い、得られたバリスタの電極2の外観不良
率を(表1)に示した。An embodiment of the present invention will be described below with reference to the accompanying drawings. (Embodiment 1) In FIG. 1, reference numeral 1 denotes a varistor sintered body used as an example of a ceramic element containing ZnO as a main component and Bi 2 O 3 , Co 2 O 3 , MnO 2 and the like as subcomponents. After the electrode paste is applied to the main surface of the varistor sintered body 1 and the electrodes 2 are provided, NiO powder 3 is interposed on each electrode 2 surface as a fusion preventing body, and then the varistor sintered body 1 is applied to the varistor sintered body 1 for three times. Electrode 2 was baked at a temperature of 800 ° C. in a stacked manner, and the defective appearance rate of electrode 2 of the obtained varistor is shown in (Table 1).
【0013】[0013]
【表1】 [Table 1]
【0014】(表1)から明らかなように、従来の金網
を使用した電極焼き付けの場合、工程移動中にセラミッ
ク焼結体がずれて電極面が重なったり、電極中のガラス
フリットが金網とくっついたりして外観不良率が大きい
のに対し、NiO粉末3を介在させたバリスタ焼結体1
は形成した電極2同士が外観不良率が低く抑えられてい
ることがわかる。ここで外観不良とは、電極2の一部が
剥離したり、また電極面に異物が付着してハンダ付けに
不具合いと判断されるものである。なお本発明は、バリ
スタ焼結体1の積み重ね段数にこだわるものではない。As is clear from Table 1, in the case of baking an electrode using a conventional wire mesh, the ceramic sintered body is displaced during the process movement to overlap the electrode surface, or the glass frit in the electrode sticks to the wire mesh. However, the varistor sintered body 1 having the NiO powder 3 interposed therein has a large appearance defect rate.
It can be seen that the formed electrodes 2 have a low appearance defect rate. Here, the poor appearance means that a part of the electrode 2 is peeled off or a foreign substance is attached to the electrode surface, which is considered to be a problem in soldering. The present invention is not limited to the number of stacked varistor sintered bodies 1.
【0015】(実施形態2)NiO粉末3にバインダー
を加えて造粒した後、1300℃で焼成したNiO顆粒
4を、図2に示すようにバリスタ焼結体1の電極2面に
融着防止体として介在させた後、これを三段積重ね、実
施形態1と同条件で電極2の焼き付けを行い、得られた
バリスタ焼結体1の電極2の外観不良率を(表1)に示
した。(Embodiment 2) NiO powder 3 is granulated by adding a binder and then sintered at 1300 ° C. to prevent fusion of NiO granules 4 to the electrode 2 surface of varistor sintered body 1 as shown in FIG. After arranging them as a body, they were stacked in three stages, and the electrode 2 was baked under the same conditions as in Embodiment 1. The defective appearance rate of the electrode 2 of the obtained varistor sintered body 1 is shown in (Table 1). .
【0016】(表1)から明らかなように、NiO顆粒
4がNiO粉末3より大きいため、電極2面同士の接触
を妨げることができ、電極2の外観不良の発生は更に低
いものとなると共に、焼き付け後のバリスタ焼結体1か
らの分離、及びNiO顆粒4の電極2面からの分離が更
に容易なものとなる。As is clear from Table 1, since the NiO granules 4 are larger than the NiO powder 3, the contact between the surfaces of the electrodes 2 can be prevented, and the appearance defect of the electrodes 2 can be further reduced. Further, the separation from the varistor sintered body 1 after baking and the separation of the NiO granules 4 from the surface of the electrode 2 become easier.
【0017】(実施形態3)NiO粉末3にバインダー
を加えて造粒し、これを板状に成形した後、1300℃
で焼成して融着防止体としてのNiO板5を得た。この
NiO板5を、図3に示すように、電極2塗布後のバリ
スタ焼結体1と交互に三段積重ね実施形態1と同条件で
電極2の焼き付け処理を行い、その結果を(表1)に示
した。(Embodiment 3) A binder is added to NiO powder 3 to form granules, which are molded into a plate shape and then at 1300 ° C.
Then, the NiO plate 5 as a fusion preventing body was obtained by firing. As shown in FIG. 3, this NiO plate 5 was alternately baked with the varistor sintered body 1 after coating the electrode 2, and the electrode 2 was baked under the same conditions as in the first embodiment. )Pointing out toungue.
【0018】(表1)から明らかなように、NiO板5
を用いた場合も、電極2の外観不良の発生は低い。また
板状のNiO板5を用いることで、電極2の焼き付け後
にバリスタ焼結体1との分離が更に容易になると共に、
焼き付け準備作業が簡単なものになる。As is clear from (Table 1), the NiO plate 5
Also when using, the occurrence of appearance defects of the electrode 2 is low. Further, by using the plate-shaped NiO plate 5, it becomes easier to separate it from the varistor sintered body 1 after baking the electrode 2, and
The baking preparation work becomes easy.
【0019】(実施形態4)実施形態3で用いたNiO
板5の代わりに、バリスタ焼結体1よりも小さな孔7を
設けたNiO板6を融着防止体として用い、図4に示す
ように電極2塗布後のバリスタ焼結体1を並べ、実施形
態1と同条件で電極2の焼き付けを行い、その結果を
(表1)に示した。(Embodiment 4) NiO used in Embodiment 3
Instead of the plate 5, a NiO plate 6 having holes 7 smaller than the varistor sintered body 1 was used as a fusion preventing body, and the varistor sintered body 1 after coating the electrodes 2 was arranged as shown in FIG. The electrode 2 was baked under the same conditions as in Form 1, and the results are shown in (Table 1).
【0020】(表1)から明らかなように、この場合に
おいても得られた電極の外観不良の発生率は低いもので
あった。孔7を設けたNiO板6はNiO板5に比べ体
積が小さく、熱容量が小さいことから電極2の焼き付け
時において加熱、冷却に要する熱量が少なくでき、しか
も実施形態3と同様な効果が得られることから有効な手
段である。As is clear from (Table 1), even in this case, the occurrence rate of the appearance defect of the obtained electrode was low. Since the NiO plate 6 having the holes 7 has a smaller volume than the NiO plate 5 and has a small heat capacity, the amount of heat required for heating and cooling during baking of the electrode 2 can be reduced, and the same effect as that of the third embodiment can be obtained. This is an effective means.
【0021】(実施形態5)ZnOを主成分とし、副成
分としてBi2O3,Co2O3,MnO2からなる組成を
用い、円板状に成形したバリスタ成形体8の両主平面に
電極2を塗布した後、バリスタ成形体8及び電極2面
に、実施形態2で作製したNiO顆粒4を介在させ、図
5に示すように三段積み重ね、950℃の温度でバリス
タ成形体8と電極2の同時焼成を行った。得られたバリ
スタ焼成体の電極外観の評価結果を(表1)、バリスタ
性能を(表2)に示した。(Embodiment 5) Using ZnO as a main component and a composition of Bi 2 O 3 , Co 2 O 3 and MnO 2 as auxiliary components, both principal planes of a disk-shaped varistor molded body 8 are formed. After applying the electrode 2, the NiO granules 4 produced in Embodiment 2 are interposed between the varistor molded body 8 and the surface of the electrode 2 and stacked in three stages as shown in FIG. 5, and the varistor molded body 8 is formed at a temperature of 950 ° C. The electrode 2 was co-fired. The evaluation results of the electrode appearance of the obtained varistor fired body are shown in (Table 1) and the varistor performance is shown in (Table 2).
【0022】[0022]
【表2】 [Table 2]
【0023】(表1)から明らかなように、この場合も
外観不良の発生率は低い、また(表2)に示したように
バリスタ電圧の標準偏差はやや大きいが特に問題になる
値ではない。NiO顆粒4がバリスタ成形体8及び電極
2面に介在しているため、積み重ねたバリスタ成形体8
同士の焼成時の付着、また電極2同士の融着も防止する
ことができることがわかる。更に、バリスタ成形体8と
電極2を同時に焼成することが可能となるので作業工程
を簡略化することが可能となる。またこの場合、バリス
タ成形体の組成は950℃程度の温度で焼結が可能な材
料組成を選択する必要があることは言うまでもない。As is clear from (Table 1), the occurrence rate of appearance defects is low in this case as well, and as shown in (Table 2), the standard deviation of the varistor voltage is somewhat large, but this is not a particularly problematic value. . Since the NiO granules 4 are interposed between the varistor molded body 8 and the surface of the electrode 2, stacked varistor molded bodies 8
It can be seen that it is possible to prevent the mutual adhesion between the electrodes 2 at the time of firing and the fusion bonding between the electrodes 2. Furthermore, since the varistor molded body 8 and the electrode 2 can be fired at the same time, the working process can be simplified. In this case, needless to say, the composition of the varistor molded body needs to be selected so that it can be sintered at a temperature of about 950 ° C.
【0024】(実施形態6)実施形態5と同様に、Zn
Oを主成分とし、副成分としてBi2O3,Co2O3,M
nO2からなる組成を用い、円板状に成形したバリスタ
成形体8の両主平面に電極2を塗布した後、バリスタ成
形体8、及び電極2面に実施形態2で作製したNiO顆
粒4を介在させた後、図6に示すように三段積み重ね、
更に、全体をNiO顆粒4中に埋没させて950℃の温
度でバリスタ成形体8と電極2の同時焼成を行った。得
られたバリスタの評価結果を(表1)、(表2)に示し
た。(Embodiment 6) As in Embodiment 5, Zn
O as a main component and Bi 2 O 3 , Co 2 O 3 and M as auxiliary components
After applying the electrodes 2 to both principal planes of the disk-shaped varistor molded body 8 using the composition of nO 2 , the varistor molded body 8 and the NiO granules 4 produced in Embodiment 2 are formed on the surfaces of the electrodes 2. After interposing, as shown in FIG.
Further, the whole was embedded in NiO granules 4 and the varistor compact 8 and the electrode 2 were simultaneously fired at a temperature of 950 ° C. The evaluation results of the obtained varistor are shown in (Table 1) and (Table 2).
【0025】(表1)、(表2)から明らかなように、
NiO顆粒4を介在させているため、積み重ねたバリス
タ成形体8同士の付着、及び電極2同士の融着もないた
め電極外観不良率は小さく、しかもバリスタ成形体8を
NiO顆粒4中に埋め込んで焼成するので焼成中の雰囲
気が安定し、得られたバリスタ焼成体のバリスタ電圧の
バラツキは埋没しない場合よりきわめて小さくなり、有
効な焼成手段となる。As is clear from (Table 1) and (Table 2),
Since the NiO granules 4 are interposed, the stacked varistor compacts 8 are not attached to each other, and the electrodes 2 are not fused to each other, so that the defective appearance ratio of the electrodes is small, and the varistor compacts 8 are embedded in the NiO granules 4. Since firing is performed, the atmosphere during firing is stable, and the variation in the varistor voltage of the obtained varistor fired body is extremely smaller than that in the case where the varistor is not buried, which is an effective firing means.
【0026】尚、本実施形態ではバリスタ成形体8につ
いて述べたが、他のセラミック素子でも同様の効果を得
ることができる。Although the varistor molded body 8 has been described in the present embodiment, the same effect can be obtained with other ceramic elements.
【0027】[0027]
【発明の効果】本発明は、隣接するセラミック素子の電
極間に、NiOを含む融着防止体を介在させ、互いの電
極同士が直接接触しないよう配慮することにより、金網
等に平面状に整列させず、無秩序に重ねて電極焼き付け
処理を行っても、電極同士が融着する事がないので生産
性を向上させることができる。INDUSTRIAL APPLICABILITY According to the present invention, a fusion preventing body containing NiO is interposed between the electrodes of adjacent ceramic elements so that the electrodes do not come into direct contact with each other. Even if the electrodes are randomly and overlappingly subjected to the electrode baking treatment, the electrodes are not fused to each other, so that the productivity can be improved.
【図1】本発明の実施形態1における電子部品の製造方
法を示す断面図FIG. 1 is a sectional view showing a method of manufacturing an electronic component according to a first embodiment of the present invention.
【図2】本発明の実施形態2における電子部品の製造方
法を示す断面図FIG. 2 is a sectional view showing a method of manufacturing an electronic component according to a second embodiment of the present invention.
【図3】本発明の実施形態3における電子部品の製造方
法を示す断面図FIG. 3 is a sectional view showing a method of manufacturing an electronic component according to a third embodiment of the present invention.
【図4】本発明の実施形態4における電子部品の製造方
法を示す斜視図FIG. 4 is a perspective view showing a method of manufacturing an electronic component according to a fourth embodiment of the present invention.
【図5】本発明の実施形態5における電子部品の製造方
法を示す断面図FIG. 5 is a sectional view showing a method for manufacturing an electronic component according to a fifth embodiment of the present invention.
【図6】本発明の実施形態6における電子部品の製造方
法を示す断面図FIG. 6 is a sectional view showing a method of manufacturing an electronic component according to a sixth embodiment of the present invention.
1 バリスタ焼結体 2 電極 3 NiO粉末 4 NiO顆粒 5 NiO板 6 NiO板 7 孔 8 バリスタ成形体 1 Varistor sintered body 2 electrodes 3 NiO powder 4 NiO granules 5 NiO plate 6 NiO plate 7 holes 8 Varistor molding
Claims (6)
隣接するセラミック素子の電極間に、NiOを含む融着
防止体を介在させて電極焼き付け処理を行い、その後、
前記融着防止体を分離するセラミック電子部品の製造方
法。Between [Claim 1] of adjacent ceramic element of the plurality of ceramic elements and the electrodes coated electrodes, it has rows with intervening electrodes baking the anti-fusing material containing NiO, then,
A method for manufacturing a ceramic electronic component, wherein the fusion preventing body is separated .
るセラミック素子の電極間に介在させて電極焼き付け処
理を行う請求項1に記載のセラミック電子部品の製造方
法。2. The method for producing a ceramic electronic component according to claim 1, wherein an electrode baking treatment is performed by interposing a powder or granular fusion preventing body between electrodes of adjacent ceramic elements.
ラミック素子と交互に積み重ねて電極焼付け処理を行う
請求項1に記載のセラミック電子部品の製造方法。3. The method for producing a ceramic electronic component according to claim 1, wherein the plate-shaped fusion preventing body is alternately stacked with the ceramic element coated with the electrode to perform the electrode baking treatment.
用いる請求項3に記載のセラミック電子部品の製造方
法。4. The method of manufacturing a ceramic electronic component according to claim 3, wherein a plate-shaped fusion preventing body having a plurality of holes is used.
の隣接するセラミック成形体の電極間に、NiOを含む
融着防止体を介在させ、セラミック成形体と電極とを同
時に焼成し、その後、前記融着防止体を分離するセラミ
ック電子部品の製造方法。5. A fusion preventive body containing NiO is interposed between electrodes of adjacent ceramic molded bodies of a plurality of ceramic molded bodies coated with electrodes, the ceramic molded body and the electrodes are simultaneously fired , and thereafter, Ceramic to separate the anti-fusing body
Click method of manufacturing an electronic component.
状の融着防止体中に埋没させて、セラミック成形体と電
極とを同時に焼成する請求項5に記載のセラミック電子
部品の製造方法。6. The method for producing a ceramic electronic component according to claim 5, wherein the ceramic molded body is embedded in a powder or granular fusion preventing body, and the ceramic molded body and the electrode are simultaneously fired.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13330997A JP3424497B2 (en) | 1997-05-23 | 1997-05-23 | Manufacturing method of ceramic electronic components |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13330997A JP3424497B2 (en) | 1997-05-23 | 1997-05-23 | Manufacturing method of ceramic electronic components |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10321410A JPH10321410A (en) | 1998-12-04 |
| JP3424497B2 true JP3424497B2 (en) | 2003-07-07 |
Family
ID=15101668
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13330997A Expired - Fee Related JP3424497B2 (en) | 1997-05-23 | 1997-05-23 | Manufacturing method of ceramic electronic components |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3424497B2 (en) |
-
1997
- 1997-05-23 JP JP13330997A patent/JP3424497B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH10321410A (en) | 1998-12-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001167908A (en) | Semiconductor electronic component | |
| EP0535995B1 (en) | Method of manufacturing electronic components | |
| JPH10294239A (en) | Multilayer ceramic electronic component and its manufacture | |
| JPH03173402A (en) | Chip varistor | |
| JP3424497B2 (en) | Manufacturing method of ceramic electronic components | |
| JPH04282802A (en) | Manufacture of ceramic electronic parts | |
| JP2798136B2 (en) | Thermistor | |
| FR2512578A1 (en) | METHOD FOR MANUFACTURING VARISTOR, THICK LAYERED ON HYBRID CIRCUIT SUBSTRATE, AND VARISTENCE THUS OBTAINED | |
| JPH05121211A (en) | Manufacture of laminated voltage non-linearity resistor | |
| JP3396973B2 (en) | Manufacturing method of multilayer varistor | |
| JP3057989B2 (en) | Manufacturing method of ceramic electronic components | |
| JP3092455B2 (en) | Method for forming base electrode for plating electronic components | |
| JPH0344403B2 (en) | ||
| JP3245933B2 (en) | Resistor | |
| JPS6251488B2 (en) | ||
| JP2504226B2 (en) | Stacked Varistor | |
| JPH07201527A (en) | Method for manufacturing conductive chip type ceramic element | |
| JPH04280601A (en) | Ptc-ntc integrated element and manufacture thereof | |
| JPH0982504A (en) | Chip type thermistor and manufacturing method thereof | |
| JPH08339937A (en) | Manufacture of ceramic electronic component | |
| JPH0350702A (en) | Manufacture of laminated varistor | |
| JPH05152103A (en) | Manufacture of thermistor element | |
| JPH04154672A (en) | Production of ceramic sintered compact for electronic part | |
| JPS6077402A (en) | How to manufacture baristas | |
| JPH08153607A (en) | Barista |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090502 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100502 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110502 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110502 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120502 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees |