JP3896123B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP3896123B2 JP3896123B2 JP2004121902A JP2004121902A JP3896123B2 JP 3896123 B2 JP3896123 B2 JP 3896123B2 JP 2004121902 A JP2004121902 A JP 2004121902A JP 2004121902 A JP2004121902 A JP 2004121902A JP 3896123 B2 JP3896123 B2 JP 3896123B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- semiconductor device
- platinum
- substrate
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Semiconductor Memories (AREA)
- ing And Chemical Polishing (AREA)
- Drying Of Semiconductors (AREA)
Description
Claims (5)
- プラチナを主体とする導電層と、この導電層上に設けられかつ絶縁体からなるマスク層とを有する被処理基板を含む半導体装置の製造方法であって、
前記マスク層をマスクとして前記導電層をエッチングする工程と、
プラズマを発生させ、このプラズマ中のイオンによってエッチング生成物が付着した前記被処理基板をクリーニングする工程とを具備し、
前記クリーニングする工程は、
前記被処理基板を300℃以上の温度に加熱する工程と、
塩素と窒素とを含み且つ前記塩素と窒素との原子比が9対1乃至5対5であるガスを導入する工程と、
前記イオンが前記被処理基板に入射するように、前記被処理基板が載置される電極に電力を印加する工程とから成り、
前記電力は、前記電極の単位面積あたり0.02W/cm2以下であることを特徴とする半導体装置の製造方法。 - 前記マスク層は、SiO2或いはSiNからなることを特徴とする請求項1記載の半導体装置の製造方法。
- 前記電力は、前記電極の単位面積あたり0.015W/cm2以下であることを特徴とする請求項1又は2に記載の半導体装置の製造方法。
- 前記温度は、350℃以上であることを特徴とする請求項1乃至3のいずれかに記載の半導体装置の製造方法。
- 前記被処理基板は、下部電極、誘電体層及び上部電極を有するキャパシタを含み、前記導電層が前記上部電極であることを特徴とする請求項1乃至4のいずれかに記載の半導体装置の製造方法。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004121902A JP3896123B2 (ja) | 2004-04-16 | 2004-04-16 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004121902A JP3896123B2 (ja) | 2004-04-16 | 2004-04-16 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005310828A JP2005310828A (ja) | 2005-11-04 |
| JP3896123B2 true JP3896123B2 (ja) | 2007-03-22 |
Family
ID=35439281
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004121902A Expired - Fee Related JP3896123B2 (ja) | 2004-04-16 | 2004-04-16 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3896123B2 (ja) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007049517A1 (ja) | 2005-10-26 | 2007-05-03 | Asahi Glass Company, Limited | 含フッ素乳化剤の残留量が少ないフッ素樹脂およびその製造方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04183879A (ja) * | 1990-11-16 | 1992-06-30 | Nisshin Hightech Kk | ドライエッチング方法および装置 |
| JPH0562957A (ja) * | 1991-09-04 | 1993-03-12 | Seiko Epson Corp | プラズマ洗浄法 |
| JP2624103B2 (ja) * | 1992-11-19 | 1997-06-25 | 日本電気株式会社 | マグネトロンrieドライエッチング方法 |
| JPH07307326A (ja) * | 1994-05-11 | 1995-11-21 | Sony Corp | プラズマエッチング装置およびプラズマエッチング方法 |
| TW409152B (en) * | 1996-06-13 | 2000-10-21 | Samsung Electronic | Etching gas composition for ferroelectric capacitor electrode film and method for etching a transition metal thin film |
| US6368517B1 (en) * | 1999-02-17 | 2002-04-09 | Applied Materials, Inc. | Method for preventing corrosion of a dielectric material |
| JP2003282839A (ja) * | 2002-03-27 | 2003-10-03 | Seiko Epson Corp | 強誘電体メモリ装置の製造方法 |
-
2004
- 2004-04-16 JP JP2004121902A patent/JP3896123B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2005310828A (ja) | 2005-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7115522B2 (en) | Method for manufacturing semiconductor device | |
| CN110235228B (zh) | 用于高深宽比结构的移除方法 | |
| JP3954667B2 (ja) | 強誘電性キャパシタの製造方法 | |
| US6942813B2 (en) | Method of etching magnetic and ferroelectric materials using a pulsed bias source | |
| US20030077843A1 (en) | Method of etching conductive layers for capacitor and semiconductor device fabrication | |
| TWI781757B (zh) | 用於移除含鋁薄膜之系統及方法 | |
| CN115485819B (zh) | 用于选择性金属化合物移除的系统及方法 | |
| KR20020093049A (ko) | 납 지르코늄 티타네이트 및 바륨 스트론튬 티타네이트를패터닝하는 방법 | |
| US11121002B2 (en) | Systems and methods for etching metals and metal derivatives | |
| TW444380B (en) | Semiconductor integrated circuit device and the manufacturing method thereof | |
| US11682560B2 (en) | Systems and methods for hafnium-containing film removal | |
| US20020076936A1 (en) | Method of fabricating semiconductor integrated circuit device and the semiconductor integrated circuit device | |
| TW565886B (en) | Method of etching ferroelectric layers | |
| JP3896123B2 (ja) | 半導体装置の製造方法 | |
| KR100338808B1 (ko) | 이리듐(Ir) 전극의 건식 식각방법 | |
| US7078161B2 (en) | Plasma ashing process for removing photoresist and residues during ferroelectric device fabrication | |
| JP2008060258A (ja) | プラズマ処理装置およびプラズマ処理方法 | |
| JP2008098339A (ja) | プラズマ処理装置、プラズマ処理方法、およびプラズマ処理装置のクリーニング方法 | |
| US20130284701A1 (en) | Method of manufacturing dielectric device and ashing method | |
| TW582072B (en) | Method for fabrication semiconductor device | |
| US7041511B2 (en) | Pt/PGO etching process for FeRAM applications | |
| JP3946031B2 (ja) | 半導体装置の製造方法 | |
| KR100560821B1 (ko) | 반도체 소자의 캐패시터 형성 방법 | |
| JPH1131682A (ja) | ドライエッチング方法および強誘電体メモリ素子の製造方法 | |
| JP2003332465A (ja) | 半導体メモリデバイスの製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060131 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060207 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060421 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060905 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061115 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20061212 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061215 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091222 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101222 Year of fee payment: 4 |
|
| LAPS | Cancellation because of no payment of annual fees |