JP4068146B2 - 位相ノイズ軽減回路 - Google Patents

位相ノイズ軽減回路 Download PDF

Info

Publication number: JP4068146B2
Authority: JP; Japan
Prior art keywords: phase noise; pulse train; noise reduction; circuit; output
Prior art date: 1996-02-15
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired - Fee Related

Application number

JP52909897A

Other languages

English (en)

Japanese (ja)

Other versions

JP2000510660A5 (2

JP2000510660A (ja

Inventor

アンダーヒル，マイケル，ジェイムズ

Original Assignee

トリックリミティド

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1996-02-15

Filing date

1997-02-14

Publication date

2008-03-26

1997-02-14 Application filed by トリックリミティド filed Critical トリックリミティド

2000-08-15 Publication of JP2000510660A publication Critical patent/JP2000510660A/ja

2004-11-18 Publication of JP2000510660A5 publication Critical patent/JP2000510660A5/ja

2008-03-26 Application granted granted Critical

2008-03-26 Publication of JP4068146B2 publication Critical patent/JP4068146B2/ja

2017-02-14 Anticipated expiration legal-status Critical

Status Expired - Fee Related legal-status Critical Current

Links

230000009467 reduction Effects 0.000 title claims description 54
230000007704 transition Effects 0.000 claims description 35
230000000737 periodic effect Effects 0.000 claims description 14
230000001960 triggered effect Effects 0.000 claims description 12
230000010354 integration Effects 0.000 claims description 11
230000008859 change Effects 0.000 claims description 8
230000000116 mitigating effect Effects 0.000 claims description 8
230000004044 response Effects 0.000 claims description 3
230000008569 process Effects 0.000 claims 1
230000002194 synthesizing effect Effects 0.000 claims 1
238000010586 diagram Methods 0.000 description 7
238000012545 processing Methods 0.000 description 4
230000000694 effects Effects 0.000 description 3
239000003990 capacitor Substances 0.000 description 2
238000013459 approach Methods 0.000 description 1
230000008901 benefit Effects 0.000 description 1
230000015572 biosynthetic process Effects 0.000 description 1
238000004891 communication Methods 0.000 description 1
238000012937 correction Methods 0.000 description 1
238000013461 design Methods 0.000 description 1
238000011084 recovery Methods 0.000 description 1
230000001568 sexual effect Effects 0.000 description 1
239000013589 supplement Substances 0.000 description 1
238000003786 synthesis reaction Methods 0.000 description 1

Images

Classifications

- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference

Landscapes

Physics & Mathematics (AREA)
Nonlinear Science (AREA)
Manipulation Of Pulses (AREA)
Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

JP52909897A 1996-02-15 1997-02-14 位相ノイズ軽減回路 Expired - Fee Related JP4068146B2 (ja)

Applications Claiming Priority (3)

Application Number	Priority Date	Filing Date	Title
GB9603223A GB2310331B (en)	1996-02-15	1996-02-15	Phase noise reduction circuits
GB9603223.0		1996-02-15
PCT/GB1997/000405 WO1997030516A1 (en)	1996-02-15	1997-02-14	Phase noise reduction circuits

Publications (3)

Publication Number	Publication Date
JP2000510660A JP2000510660A (ja)	2000-08-15
JP2000510660A5 JP2000510660A5 (2)	2004-11-18
JP4068146B2 true JP4068146B2 (ja)	2008-03-26

Family

ID=10788831

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP52909897A Expired - Fee Related JP4068146B2 (ja)	1996-02-15	1997-02-14	位相ノイズ軽減回路

Country Status (8)

Country	Link
US (1)	US6275101B1 (2)
EP (1)	EP0880824B1 (2)
JP (1)	JP4068146B2 (2)
KR (1)	KR100594680B1 (2)
AU (1)	AU1801397A (2)
DE (1)	DE69718144T2 (2)
GB (1)	GB2310331B (2)
WO (1)	WO1997030516A1 (2)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
EP1040577B1 (en)	1997-07-07	2009-01-28	Toric Limited	Detector for the recognition of missing impulses
WO2000030256A1 (en)	1998-11-13	2000-05-25	University Of Surrey	Anti-jitter circuits
EP1067448B1 (de) *	1999-07-08	2009-02-11	Siemens Aktiengesellschaft	PC-System für Echtzeit- und Nicht-Echtzeitprogramme
US6985541B1 (en) *	1999-11-23	2006-01-10	Micor Linear Corporation	FM demodulator for a low IF receiver
US7027792B1 (en)	1999-11-23	2006-04-11	Micro Linear Corporation	Topology for a single ended input dual balanced mixer
US6987816B1 (en)	1999-11-23	2006-01-17	Micro Linear Corporation	Iris data recovery algorithms
US7076217B1 (en)	1999-11-23	2006-07-11	Micro Linear Corporation	Integrated radio transceiver
US7199650B1 (en) *	2000-10-11	2007-04-03	Silicon Laboratories Inc.	Method and apparatus for reducing interference
KR20020065403A (ko) *	2002-05-22	2002-08-13	한승기	잡음으로 구동되는 다중 모드 신호 발생 회로
GB0416627D0 (en) *	2004-07-26	2004-08-25	Toric Ltd	Anti-jitter circuits
EP1820271A2 (en) *	2004-11-26	2007-08-22	Koninklijke Philips Electronics N.V.	Jitter reduction circuit and frequency synthesizer.
EP1848105B1 (en)	2006-04-21	2008-08-06	Alcatel Lucent	Data slicer circuit, demodulation stage, receiving system and method for demodulating shift keying coded signals
DE102007002112B4 (de) *	2007-01-15	2008-12-18	Infineon Technologies Ag	Vorrichtung und Verfahren zur Regenerierung eines Taktsignals, Vorrichtung und Verfahren zur Umwandlung eines Taktsignals in ein mittelwertfreies Signal

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
DE2212911A1 (de) *	1972-03-17	1973-09-27	Sauter August Gmbh	Verfahren zur frequenzvervielfachung
US4137504A (en) *	1977-08-12	1979-01-30	Digital Equipment Corporation	Digital filter
GB2117199A (en) *	1982-03-19	1983-10-05	Philips Electronic Associated	Frequency synthesiser
GB2117197A (en) *	1982-03-19	1983-10-05	Philips Electronic Associated	Frequency synthesiser
GB2131240A (en) *	1982-11-05	1984-06-13	Philips Electronic Associated	Frequency synthesiser
FR2578367A1 (fr) *	1985-03-01	1986-09-05	Thomson Csf	Dispositif conferant a une impulsion un retard commandable numeriquement
DE3533467C2 (de) *	1985-09-19	1999-01-21	Tandberg Data	Verfahren und Anordnung zum störsicheren Erkennen von in Datensignalen enthaltenen Daten
DD261199A1 (de) *	1985-12-23	1988-10-19	Geraete & Regler Werke Veb	Wechselstrahlungsflammenwaechter mit stoersignalunterdrueckung
US5245557A (en) *	1991-08-12	1993-09-14	Trw Inc.	High efficiency digital integrate and dump

1996
- 1996-02-15 GB GB9603223A patent/GB2310331B/en not_active Expired - Fee Related
1997
- 1997-02-14 JP JP52909897A patent/JP4068146B2/ja not_active Expired - Fee Related
- 1997-02-14 US US09/125,077 patent/US6275101B1/en not_active Expired - Fee Related
- 1997-02-14 WO PCT/GB1997/000405 patent/WO1997030516A1/en not_active Ceased
- 1997-02-14 KR KR1019980706364A patent/KR100594680B1/ko not_active Expired - Fee Related
- 1997-02-14 EP EP97903456A patent/EP0880824B1/en not_active Expired - Lifetime
- 1997-02-14 DE DE69718144T patent/DE69718144T2/de not_active Expired - Fee Related
- 1997-02-14 AU AU18013/97A patent/AU1801397A/en not_active Abandoned

Also Published As

Publication number	Publication date
WO1997030516A1 (en)	1997-08-21
US6275101B1 (en)	2001-08-14
DE69718144D1 (de)	2003-02-06
EP0880824A1 (en)	1998-12-02
JP2000510660A (ja)	2000-08-15
DE69718144T2 (de)	2003-10-23
GB2310331B (en)	2000-06-28
EP0880824B1 (en)	2003-01-02
GB9603223D0 (en)	1996-04-17
GB2310331A (en)	1997-08-20
AU1801397A (en)	1997-09-02
KR100594680B1 (ko)	2006-10-04
KR19990082625A (ko)	1999-11-25

Legal Events

Date	Code	Title	Description
2004-02-26	A521	Request for written amendment filed	Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040209
2004-02-26	A621	Written request for application examination	Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040209
2006-02-09	A711	Notification of change in applicant	Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20060117
2006-07-25	A131	Notification of reasons for refusal	Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060725
2006-11-02	A601	Written request for extension of time	Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20061013
2006-11-27	A602	Written permission of extension of time	Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20061127
2007-04-10	A131	Notification of reasons for refusal	Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070410
2007-07-26	A601	Written request for extension of time	Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20070709
2007-08-20	A602	Written permission of extension of time	Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20070820
2007-11-28	TRDD	Decision of grant or rejection written
2007-12-11	A01	Written decision to grant a patent or to grant a registration (utility model)	Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071211
2008-01-17	A61	First payment of annual fees (during grant procedure)	Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080110
2008-01-18	FPAY	Renewal fee payment (event date is renewal date of database)	Free format text: PAYMENT UNTIL: 20110118 Year of fee payment: 3
2008-01-18	R150	Certificate of patent or registration of utility model	Free format text: JAPANESE INTERMEDIATE CODE: R150
2011-01-18	LAPS	Cancellation because of no payment of annual fees

Publication	Publication Date	Title
US10840897B1 (en)	2020-11-17	Noise canceling technique for a sine to square wave converter
KR100424180B1 (ko)	2004-03-24	듀티 사이클 보상 기능을 갖는 지연 고정 루프 회로
US6388485B2 (en)	2002-05-14	Delay-locked loop circuit having master-slave structure
CN103001608B (zh)	2016-06-22	精确三角波形发生器
US6198317B1 (en)	2001-03-06	Frequency multiplication circuit
KR960012737A (ko)	1996-04-20	순간적으로 클럭 주파수를 쉬프트하는 위상 동기 회로(pll) 시스템 클럭 발생기
US7148757B2 (en)	2006-12-12	Charge pump-based PLL having dynamic loop gain
KR100594680B1 (ko)	2006-10-04	위상노이즈감소회로
US20050146366A1 (en)	2005-07-07	High-resolution digital pulse width modulator and method for generating a high-resolution pulse width modulated signal
JP4390646B2 (ja)	2009-12-24	スプレッドスペクトラムクロック生成器及びその変調方法
JP4065365B2 (ja)	2008-03-26	雑音低減回路
KR100228995B1 (ko)	1999-11-01	마이크로프로세서용 클럭 발생기 및 pll회로
US7642877B2 (en)	2010-01-05	Self-oscillating modulator and method for adjusting a self-oscillating modulator
US7639087B2 (en)	2009-12-29	Phase-locked loop
KR0154789B1 (ko)	1998-12-15	직류레벨 포획장치가 결합된 위상동기루프
KR960007853B1 (ko)	1996-06-12	주파수 합성 방법 및 배열
US12261610B2 (en)	2025-03-25	Frequency locked loop circuit and clock signal generation method
HK40051732A (zh)	2022-01-14	正弦波至方波转换器的噪声消除技术
TWI422171B (zh)	2014-01-01	減少電磁輻射之系統
JP3304031B2 (ja)	2002-07-22	ゲンロック装置
KR200188170Y1 (ko)	2000-07-15	클럭 발생기
US7259635B2 (en)	2007-08-21	Arbitrary frequency signal generator
KR100808580B1 (ko)	2008-02-28	램버스 디램의 딜레이 록 루프 회로
JP2003324349A (ja)	2003-11-14	信号発生装置
JPH10242952A (ja)	1998-09-11	クロック生成回路