JP4981968B2 - フィードバック信号に基づいた動的なスルー・レート制御 - Google Patents

フィードバック信号に基づいた動的なスルー・レート制御 Download PDF

Info

Publication number
JP4981968B2
JP4981968B2 JP2010517121A JP2010517121A JP4981968B2 JP 4981968 B2 JP4981968 B2 JP 4981968B2 JP 2010517121 A JP2010517121 A JP 2010517121A JP 2010517121 A JP2010517121 A JP 2010517121A JP 4981968 B2 JP4981968 B2 JP 4981968B2
Authority
JP
Japan
Prior art keywords
integrator
circuit
slew rate
boost
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010517121A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010534038A (ja
Inventor
マセ、レナート・ケー−エー
クアン、シャオホン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2010534038A publication Critical patent/JP2010534038A/ja
Application granted granted Critical
Publication of JP4981968B2 publication Critical patent/JP4981968B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/322Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M3/368Continuously compensating for, or preventing, undesired influence of physical parameters of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators
    • H03M3/37Compensation or reduction of delay or phase error
    • H03M3/374Relaxation of settling time constraints, e.g. slew rate enhancement
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/567Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/39Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/412Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M3/422Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M3/424Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/39Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/436Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
    • H03M3/438Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
    • H03M3/452Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path with weighted feedforward summation, i.e. with feedforward paths from more than one filter stage to the quantiser input

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Amplifiers (AREA)
JP2010517121A 2007-07-16 2008-07-15 フィードバック信号に基づいた動的なスルー・レート制御 Expired - Fee Related JP4981968B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US95006107P 2007-07-16 2007-07-16
US60/950,061 2007-07-16
US12/173,006 2008-07-14
US12/173,006 US7768433B2 (en) 2007-07-16 2008-07-14 Dynamic slew rate control based on a feedback signal
PCT/US2008/070099 WO2009012273A1 (en) 2007-07-16 2008-07-15 Dynamic slew rate control based on a feedback signal

Publications (2)

Publication Number Publication Date
JP2010534038A JP2010534038A (ja) 2010-10-28
JP4981968B2 true JP4981968B2 (ja) 2012-07-25

Family

ID=39761076

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010517121A Expired - Fee Related JP4981968B2 (ja) 2007-07-16 2008-07-15 フィードバック信号に基づいた動的なスルー・レート制御

Country Status (8)

Country Link
US (1) US7768433B2 (de)
EP (1) EP2168243B1 (de)
JP (1) JP4981968B2 (de)
KR (1) KR101131758B1 (de)
CN (1) CN101743693B (de)
AT (1) ATE523965T1 (de)
TW (1) TW200919979A (de)
WO (1) WO2009012273A1 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7593483B2 (en) * 2004-05-07 2009-09-22 Broadcom Corporation Nonlinear mapping in digital-to-analog and analog-to-digital converters
FR2907988B1 (fr) * 2006-10-31 2009-01-23 Thales Sa Modulateur sigma-delta
US8106809B2 (en) * 2009-05-12 2012-01-31 Qualcomm Incorporated Sigma-delta converters and methods for analog-to-digital conversion
US20120078088A1 (en) * 2010-09-28 2012-03-29 Point of Contact, LLC. Medical image projection and tracking system
US8384421B1 (en) * 2011-04-21 2013-02-26 Applied Micro Circuits Corporation Digital CMOS circuit with noise cancellation
EP2840715A4 (de) * 2012-04-19 2015-06-03 Toyota Motor Co Ltd Modulator und a/d-wandler
US9093997B1 (en) 2012-11-15 2015-07-28 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9294078B1 (en) 2014-09-09 2016-03-22 Reescale Semiconductor,Inc. Voltage-driver circuit with dynamic slew rate control
KR102546186B1 (ko) * 2016-05-18 2023-06-22 에스케이하이닉스 주식회사 이미지 센싱 장치 및 그의 구동 방법
US10141948B2 (en) * 2016-06-06 2018-11-27 Mediatek Inc. Delta-sigma modulator, analog-to-digital converter and associated signal conversion method based on multi stage noise shaping structure
CN108075756B (zh) * 2016-11-14 2021-03-12 中科芯云微电子科技有限公司 一种开关电容电路及其控制方法
CN106788439B (zh) * 2016-11-30 2021-06-15 上海集成电路研发中心有限公司 积分型模数转换器转移特性的调节系统及方法
US10608744B2 (en) * 2017-11-14 2020-03-31 Cable Television Laboratories, Inc Systems and methods for multiband delta sigma digitization
US10601510B2 (en) * 2017-11-14 2020-03-24 Cable Television Laboratories, Inc. Systems and methods for delta-sigma digitization
US10742321B2 (en) * 2016-12-19 2020-08-11 Cable Television Laboratories, Inc. Systems and methods for delta-sigma digitization
US10608852B2 (en) * 2017-11-14 2020-03-31 Cable Television Laboratories, Inc Systems and methods for delta-sigma digitization
US10868572B2 (en) * 2017-11-14 2020-12-15 Cable Television Laboratories, Inc Systems and methods for delta-sigma digitization
US10652056B2 (en) * 2017-11-14 2020-05-12 Cable Television Laboratories, Inc Systems and methods for delta-sigma digitization
CN107070458A (zh) * 2017-03-22 2017-08-18 苏州昆泰芯微电子科技有限公司 带运放摆率预测功能的超低功耗模数转换器
US10439570B2 (en) * 2017-12-20 2019-10-08 Texas Instruments Incorporated Slew boost disable for an operational amplifier
US10181852B1 (en) 2018-06-19 2019-01-15 Nxp B.V. Voltage translator with output slew rate control
EP3783798B1 (de) 2019-08-22 2025-05-14 ams International AG Strom-digital-wandlerschaltung, optische frontendschaltung, computertomografievorrichtung und -verfahren
US11218161B1 (en) * 2020-11-16 2022-01-04 Allegro Microsystems, Llc Tracking analog-to-digital converter with adaptive slew rate boosting
JP7468380B2 (ja) 2021-01-27 2024-04-16 株式会社デンソー 増幅回路
CN115085734A (zh) * 2021-03-15 2022-09-20 意法半导体股份有限公司 放大接口、以及用于操作放大接口的对应测量系统和方法
US11863205B2 (en) 2021-11-30 2024-01-02 Analog Devices International Unlimited Company Adaptive bias techniques for amplifiers in sigma delta modulators
US12081232B2 (en) 2022-05-30 2024-09-03 Novatek Microelectronics Corp. Digital-to-analog conversion device and operation method thereof
US11962317B2 (en) * 2022-05-31 2024-04-16 Qualcomm Incorporated Noise shaping in multi-stage analog-to-digital converters

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5245343A (en) * 1990-08-03 1993-09-14 Honeywell Inc. Enhanced accuracy delta-sigma A/D converter
US5208595A (en) * 1991-08-21 1993-05-04 Wavephore, Inc. Digitally controlled adaptive slew rate delta modulator
US5691720A (en) * 1996-03-08 1997-11-25 Burr- Brown Corporation Delta sigma analog-to-digital converter having programmable resolution/bias current circuitry and method
DE19848778A1 (de) * 1998-02-20 1999-09-02 Hewlett Packard Co Differenz-Bandpaß-Sigma-Delta-Analog-Digital- Wandler
US6552676B1 (en) * 2001-09-14 2003-04-22 Nokia Corporation Method and apparatus for power reduction in switched capacitor circuits
US7262724B2 (en) * 2005-03-31 2007-08-28 Freescale Semiconductor, Inc. System and method for adjusting dynamic range of analog-to-digital converter
GB2425416B (en) * 2005-04-19 2009-10-14 Wolfson Microelectronics Plc Improved switched capacitor DAC
JP2006345405A (ja) 2005-06-10 2006-12-21 Sony Corp デューティ比可変回路およびこれを用いたad変換回路

Also Published As

Publication number Publication date
EP2168243A1 (de) 2010-03-31
JP2010534038A (ja) 2010-10-28
EP2168243B1 (de) 2011-09-07
US7768433B2 (en) 2010-08-03
US20090021409A1 (en) 2009-01-22
TW200919979A (en) 2009-05-01
ATE523965T1 (de) 2011-09-15
CN101743693A (zh) 2010-06-16
WO2009012273A1 (en) 2009-01-22
CN101743693B (zh) 2014-06-04
KR101131758B1 (ko) 2012-04-05
KR20100041830A (ko) 2010-04-22

Similar Documents

Publication Publication Date Title
KR101131758B1 (ko) 피드백 신호에 기초한 동적 슬류 레이트 제어
JP4981965B2 (ja) 低電力、小ノイズなデジタル−アナログ変換器基準回路
US7528760B2 (en) Class D analog-to-digital converter
Fujimori et al. A multibit delta-sigma audio DAC with 120-dB dynamic range
EP3783798B1 (de) Strom-digital-wandlerschaltung, optische frontendschaltung, computertomografievorrichtung und -verfahren
CN114629499A (zh) 用于电流数模转换器的电路和方法及转换器
Liu et al. A 0-dB STF-peaking 85-MHz bw 74.4-dB SNDR CT ΔΣ ADC with unary-approximating DAC calibration in 28-nm CMOS
US9793908B2 (en) Protection circuits for tunable resistor at continuous-time ADC input
EP3931969B1 (de) Analog-digital-wandlerschaltung
JP6358267B2 (ja) 積分器、デルタシグマ変調器および通信装置
Reddy et al. A 20.7 mW continuous-time ΔΣ modulator with 15MHz bandwidth and 70 dB dynamic range
Kim et al. A 2-MHz BW 82-dB DR continuous-time delta–sigma modulator with a capacitor-based voltage DAC for ELD compensation
Elkafrawy et al. Design of a current steering DAC for a high speed current mode SAR ADC
Tsang et al. A 1.2 V, 10.8 mW, 500kHz sigma-delta modulator with 84dB SNDR and 96dB SFDR
Meng Low-voltage data converters
Zanbaghi Wide-bandwidth, high-resolution delta-sigma analog-to-digital converters
Naqvi et al. Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids
Chakraborty et al. A 1.8 V 64.9 uW 54.1 dB SNDR 1 st order sigma-delta modulator design using clocked comparator Based Switched Capacitor technique
Ali et al. A novel 1V, 24µW, ΣΔ modulator using Amplifier & Comparator Based Switched Capacitor technique, with 10-kHz bandwidth and 64dB SNDR
Assom Design of a low power, 14-bit continuous time delta sigma modulator for IoT radio receiver
YONGHONG LOW-VOLTAGE LOW-POWER ANALOG-TO-DIGITAL CONVERTERS

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110715

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110726

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111025

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20111101

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111125

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20111202

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111226

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120106

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120126

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120321

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120420

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150427

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4981968

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees