JPH01105264U - - Google Patents
Info
- Publication number
- JPH01105264U JPH01105264U JP82088U JP82088U JPH01105264U JP H01105264 U JPH01105264 U JP H01105264U JP 82088 U JP82088 U JP 82088U JP 82088 U JP82088 U JP 82088U JP H01105264 U JPH01105264 U JP H01105264U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- voltage
- operational amplifier
- miller
- sawtooth wave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Details Of Television Scanning (AREA)
Description
第１図は本考案の一実施例におけるダイナミツ
クフオーカス回路に次段Ａ級増幅器を直結した時
の回路図、第２図は第１図のダイナミツクフオー
カス回路の出力波形図、第３図はダイナミツクフ
オーカス回路の次段にＡ級増幅器を直結した時の
負荷線図、第４図は本実施例の回路動作を説明す
るための等価回路図、第５図は従来のダイナミツ
クフオーカス回路に次段Ａ級増幅器を直結した時
の回路図、第６図は従来のダイナミツクフオーカ
ス回路の入出力波形図、第７図は従来のダイナミ
ツクフオーカス回路に次段Ａ級増幅器を直結した
時の出力振幅と電力及び、本考案の回路に次段Ａ
級増幅器を直結した時の出力振幅と電力の関係を
示す特性図である。
ＩＣ１……演算増幅器、Ｒ１，Ｒ２，Ｒ３……
抵抗、Ｃ１，Ｃ２……コンデンサ、Ｄ１……ダイ
オード、Ｖ１……演算増幅器の直流バイアス、Ｖ
ｆ……Ｄ１の順方向電圧、Ｖｃｃ……次段Ａ級増
幅器の電源電圧。
Figure 1 is a circuit diagram when a next-stage class A amplifier is directly connected to a dynamic focus circuit according to an embodiment of the present invention, Figure 2 is an output waveform diagram of the dynamic focus circuit of Figure 1, and Figure 3 is a diagram of the output waveform of the dynamic focus circuit of Figure 1. The figure shows a load diagram when a class A amplifier is directly connected to the next stage of the dynamic focus circuit, Fig. 4 is an equivalent circuit diagram for explaining the circuit operation of this embodiment, and Fig. 5 shows a conventional dynamic circuit. A circuit diagram when the next stage class A amplifier is directly connected to the focus circuit. Figure 6 is an input/output waveform diagram of the conventional dynamic focus circuit. Figure 7 is a circuit diagram when the next stage class A amplifier is connected to the conventional dynamic focus circuit. Output amplitude and power when the amplifier is directly connected, and the next stage A to the circuit of this invention
FIG. 3 is a characteristic diagram showing the relationship between output amplitude and power when a class amplifier is directly connected. IC1... operational amplifier, R1, R2, R3...
Resistor, C1, C2... Capacitor, D1... Diode, V1... DC bias of operational amplifier, V
f...Forward voltage of D1, Vcc...Power supply voltage of the next stage class A amplifier.
Claims (1)
たミラー積分回路と、前記ミラー積分回路の同相
入力及び反転入力に第１の直流バイアス電圧を与
えるバイアス源と、前記演算増幅器の出力端子に
カソードが、反転入力端子にアノードが接続され
たダイオードとを備え、前記鋸歯状波の帰線期間
において前記ミラー積分回路の出力信号を前記第
１の直流バイアス電圧と前記ダイオードの順方向
電圧との差電圧にクランプするように構成したこ
とを特徴とするダイナミツクフオーカス回路。 a Miller integration circuit using an operational amplifier into which a sawtooth wave for deflection is input; a bias source that applies a first DC bias voltage to the in-phase input and the inverting input of the Miller integration circuit; and a cathode connected to the output terminal of the operational amplifier. a diode whose anode is connected to an inverting input terminal, and the output signal of the Miller integrating circuit is set to the difference between the first DC bias voltage and the forward voltage of the diode during the retrace period of the sawtooth wave. A dynamic focus circuit characterized in that it is configured to clamp to a voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP82088U JPH01105264U (en) | 1988-01-07 | 1988-01-07 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP82088U JPH01105264U (en) | 1988-01-07 | 1988-01-07 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01105264U true JPH01105264U (en) | 1989-07-14 |
Family
ID=31200169
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP82088U Pending JPH01105264U (en) | 1988-01-07 | 1988-01-07 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01105264U (en) |
-
1988
- 1988-01-07 JP JP82088U patent/JPH01105264U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01105264U (en) | ||
| JP3073408B2 (en) | Triangular wave signal clamp circuit | |
| JPS6438815U (en) | ||
| JPS61104675U (en) | ||
| JPH01135827U (en) | ||
| JPH0172715U (en) | ||
| JPS645533U (en) | ||
| JPS5850452B2 (en) | pulse shaping circuit | |
| JPS5890749U (en) | Waveform shaping circuit | |
| JPH01179671U (en) | ||
| JPH02666U (en) | ||
| JPH02819U (en) | ||
| JPH0457912U (en) | ||
| JPS60124125U (en) | Mute signal generation circuit | |
| JPS61124094U (en) | ||
| JPS61179872U (en) | ||
| JPS6160519U (en) | ||
| JPS63144717U (en) | ||
| JPS6331372U (en) | ||
| JPS6032835U (en) | voltage comparison circuit | |
| JPS6349812U (en) | ||
| JPS63114512U (en) | ||
| JPS6244567U (en) | ||
| JPS6413809U (en) | ||
| JPS62119026U (en) |