JPH0110654Y2 - - Google Patents
Info
- Publication number
- JPH0110654Y2 JPH0110654Y2 JP15151282U JP15151282U JPH0110654Y2 JP H0110654 Y2 JPH0110654 Y2 JP H0110654Y2 JP 15151282 U JP15151282 U JP 15151282U JP 15151282 U JP15151282 U JP 15151282U JP H0110654 Y2 JPH0110654 Y2 JP H0110654Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- cpu
- volatile memory
- power
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 21
- 239000003990 capacitor Substances 0.000 description 4
- 238000000034 method Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Power Sources (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15151282U JPS5958857U (ja) | 1982-10-07 | 1982-10-07 | デ−タ転送信号発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15151282U JPS5958857U (ja) | 1982-10-07 | 1982-10-07 | デ−タ転送信号発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5958857U JPS5958857U (ja) | 1984-04-17 |
| JPH0110654Y2 true JPH0110654Y2 (2) | 1989-03-28 |
Family
ID=30335726
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15151282U Granted JPS5958857U (ja) | 1982-10-07 | 1982-10-07 | デ−タ転送信号発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5958857U (2) |
-
1982
- 1982-10-07 JP JP15151282U patent/JPS5958857U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5958857U (ja) | 1984-04-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4567561A (en) | Large scale integration data processor signal transfer mechanism | |
| JP2862591B2 (ja) | 突入電流防止回路 | |
| US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
| US5349689A (en) | Apparatus for maintaining reset on microprocessor until after electrical chattering from connection of removable memory cartridge has ceased | |
| JPH0110654Y2 (2) | ||
| US4271464A (en) | Switching arrangement for the input of interrupt commands and the output of interrupt acknowledgment for computer systems | |
| JPS62179033A (ja) | 集積回路マイクロプロセツサ | |
| JPS6055857B2 (ja) | メモリの識別方法 | |
| EP0864983A2 (en) | Computer system including memory adress management circuit for protecting memory from illegal writing | |
| CN115757223A (zh) | 一种嵌入式dma数据传输方法 | |
| JPH02725B2 (2) | ||
| JPH0519911A (ja) | 電源回路 | |
| JPS6346558A (ja) | スタンバイｒａｍ内多バイトデ−タの保護方式 | |
| JP2809752B2 (ja) | メモリアクセス回路 | |
| JPS5916001A (ja) | 車載用コンピユ−タのフエイルセ−フ方法 | |
| JP2552316B2 (ja) | Ｃｍｏｓ半導体集積回路 | |
| JPS62123554A (ja) | マルチプロセツサのリセツト方式 | |
| JPH0430720Y2 (2) | ||
| JPH07118638B2 (ja) | デ−タアウトバッファ回路 | |
| JPS60124734A (ja) | Ｃｐｕに対する割込み処理装置 | |
| JPS6243408Y2 (2) | ||
| JPH02259940A (ja) | マイクロコンピュータ | |
| JPS62145410A (ja) | 制御信号発生回路 | |
| JPS6029856A (ja) | マルチプロセツサ・システムにおけるロ−カルメモリのアクセス制御方式 | |
| JPS6014345A (ja) | プログラムの暴走保護方式 |