JPH01135530U - - Google Patents
Info
- Publication number
- JPH01135530U JPH01135530U JP3112888U JP3112888U JPH01135530U JP H01135530 U JPH01135530 U JP H01135530U JP 3112888 U JP3112888 U JP 3112888U JP 3112888 U JP3112888 U JP 3112888U JP H01135530 U JPH01135530 U JP H01135530U
- Authority
- JP
- Japan
- Prior art keywords
- clock
- flip
- flops
- output
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3112888U JPH01135530U (2) | 1988-03-08 | 1988-03-08 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3112888U JPH01135530U (2) | 1988-03-08 | 1988-03-08 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01135530U true JPH01135530U (2) | 1989-09-18 |
Family
ID=31256754
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3112888U Pending JPH01135530U (2) | 1988-03-08 | 1988-03-08 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01135530U (2) |
-
1988
- 1988-03-08 JP JP3112888U patent/JPH01135530U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01135530U (2) | ||
| JPS60109102U (ja) | デジタル制御回路 | |
| JPS639142Y2 (2) | ||
| JPS62101198U (2) | ||
| JPS62139133U (2) | ||
| JPS635529U (2) | ||
| JPH01103097U (2) | ||
| JPS62161399U (2) | ||
| JPS6121994U (ja) | 信号遅延時間測定回路 | |
| JPH0221823U (2) | ||
| JPH0226823U (2) | ||
| JPS5933334U (ja) | フリツプフロツプ回路 | |
| JPS59143149U (ja) | 積分判定回路 | |
| JPS60163837U (ja) | 同期式アツプダウンカウンタ回路 | |
| JPS5942660U (ja) | デ−タ受信回路 | |
| JPS61160556U (2) | ||
| JPS6332398U (2) | ||
| JPS6147531U (ja) | スイツチ入力保持用ｄフリツプフロツプ | |
| JPS5961633U (ja) | Ｎ進カウンタ | |
| JPS60127033U (ja) | 論理回路の出力回路 | |
| JPS6181221U (2) | ||
| JPS6438853U (2) | ||
| JPS6210529U (2) | ||
| JPS60124140U (ja) | クロツク同期回路 | |
| JPS5973845U (ja) | 自己保持形２入力選択回路 |