JPH01137652A - Plate bonding - Google Patents
Plate bondingInfo
- Publication number
- JPH01137652A JPH01137652A JP29648187A JP29648187A JPH01137652A JP H01137652 A JPH01137652 A JP H01137652A JP 29648187 A JP29648187 A JP 29648187A JP 29648187 A JP29648187 A JP 29648187A JP H01137652 A JPH01137652 A JP H01137652A
- Authority
- JP
- Japan
- Prior art keywords
- silicon
- flat plate
- silicon substrate
- plates
- pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
〔概 要〕
高温の熱サイクルにも耐え得る平板接着法の改良に関し
、
耐熱性が高く且つ汚染の虞のない両手板の強力な結合力
が得られる平板接着法の提供を目的とし、一対の平板の
内、少なくとも一方を酸化する能力を有する試薬の極薄
い層を平板間に形成する工程と、前記試薬の内の平板と
結合していない余分の前記試薬を自然乾燥により除去す
る工程と、前記一対の平板を加圧し、加熱する工程とを
含み構成する。[Detailed Description of the Invention] [Summary] Regarding the improvement of a flat plate bonding method that can withstand high temperature thermal cycles, the present invention relates to a flat plate bonding method that is highly heat resistant and provides a strong bonding force between both hand plates without the risk of contamination. a step of forming an extremely thin layer of a reagent having the ability to oxidize at least one of a pair of flat plates between the plates; The method includes a step of removing by drying, and a step of pressurizing and heating the pair of flat plates.
本発明は、平板接着法に係り、特に高温の熱サイクルに
も耐え得る平板接着法の改良に関するものである。The present invention relates to a flat plate adhesion method, and particularly to an improvement in a flat plate bonding method that can withstand high temperature thermal cycles.
半導体装置の製造工程に用いるシリコン・オン・インシ
ュレーク(以下、Solと略称する。)を製造する方法
の一つにシリコン基板を他の基板に接着し、このシリコ
ン基板を研磨やエツチングにより薄膜化する方法がある
。One method for manufacturing silicon-on-insulators (hereinafter abbreviated as Sol) used in the manufacturing process of semiconductor devices is to bond a silicon substrate to another substrate, and then thin the silicon substrate by polishing or etching. There is a way to do it.
上記のSOI基板を形成するシリコン基板は1μm厚程
度に薄膜化され、そこにデバイスを形成する。The silicon substrate forming the above-described SOI substrate is thinned to a thickness of about 1 μm, and devices are formed thereon.
デバイス形成過程では1 、000℃前後の加熱及び冷
却工程が繰り返して行われる。In the device forming process, heating and cooling steps at around 1,000° C. are repeatedly performed.
従ってこのデバイス形成過程では薄膜に大きなストレス
が加わり、歪やクランクが発生する虞がある。Therefore, during this device formation process, a large stress is applied to the thin film, and there is a possibility that distortion or cranking may occur.
このような用途に用いる場合、薄膜に加わるストレスが
小さく、歪やクラックを引き起こさせない平板接着法が
求められている。When used in such applications, there is a need for a flat plate adhesion method that applies less stress to the thin film and does not cause distortion or cracks.
なお、半導体プロセスに適用する場合には不純物汚染の
可能性も排除すべきである。Note that when applied to semiconductor processes, the possibility of impurity contamination should also be eliminated.
以上のような状況から歪やクラックが発生せず、不純物
汚染の可能性の無い平板接着法が要望されている。Under the above circumstances, there is a need for a flat plate adhesion method that does not cause distortion or cracks and is free from the possibility of impurity contamination.
従来の平板接着法として最も一般的なものは、高分子系
接着剤を用いる方法である。しかし、この方法では接着
剤の溶剤が抜けにくく、また、耐熱性も乏しいので、半
導体プロセスには適用できない。The most common conventional flat plate adhesion method is a method using a polymer adhesive. However, this method cannot be applied to semiconductor processes because the adhesive solvent is difficult to remove and the heat resistance is poor.
半導体プロセスに適用可能な接着法として、燐シリケー
トガラス(以下、PSGと略称する)による溶融接着法
がある。As an adhesion method applicable to semiconductor processes, there is a melt adhesion method using phosphorus silicate glass (hereinafter abbreviated as PSG).
この方法は一対の平板の接着面に各々PSGを堆積させ
ておき、両液着面を合わせた状態で、加圧、加熱を施す
ことにより溶融接着を行うものである。In this method, PSG is deposited on the bonding surfaces of a pair of flat plates, and the bonding surfaces are pressed together and melted and bonded by applying pressure and heat.
このPSGはR(P )の濃度が増すと軟化点が低(な
り溶融は容易になるが、それと共に燐による汚染の虞が
でてくる。As the concentration of R(P) increases, this PSG has a lower softening point (which makes it easier to melt), but at the same time there is a risk of contamination with phosphorus.
また、PSGとシリコンとの熱膨張係数の相違のため、
高温(750−1,100℃)溶融後、常温に戻した時
、両者の間に大きなストレスが加わる。Also, due to the difference in thermal expansion coefficient between PSG and silicon,
After melting at a high temperature (750-1,100°C), when the temperature is returned to room temperature, a large stress is applied between the two.
このためシリコン基板を薄膜化した時に、歪やクランク
が入るのでデバイスの形成が困難になる。For this reason, when the silicon substrate is thinned, distortion and cranking occur, making it difficult to form devices.
この外、一対のシリコン基板の接着面に水の極薄い層を
形成して接着する方法もあるが、この場合はシリコン基
板全面に密にシラノール基を形成することが難しく、従
って全面に均一なシロキサン結合を作ることができず結
合力が弱い。Another method is to form a very thin layer of water on the bonding surfaces of a pair of silicon substrates, but in this case, it is difficult to form silanol groups densely over the entire surface of the silicon substrates, so it is difficult to form silanol groups uniformly over the entire surface. Cannot form siloxane bonds and has weak bonding strength.
〔発明が解決しようとする問題点3
以上説明の従来の平板接着法で問題となるのは、高分子
系接着剤を用いる方法は耐熱性及び汚染の虞から半導体
デバイス用のSol基板の製造に適用することが困難な
ことでである。[Problem to be Solved by the Invention 3] The problem with the conventional flat bonding method described above is that the method using a polymer adhesive is difficult to manufacture Sol substrates for semiconductor devices due to heat resistance and the risk of contamination. This is difficult to apply.
また、PSGによる溶融接着法も不純物汚染やストレス
による歪やクランクの発生等の虞−があり、Solの薄
膜シリコンへのデバイス形成が困難となるか或いはデバ
イスの形成ができても特性が劣るというような問題が生
じる可能性が強いことである。In addition, the melt bonding method using PSG has the risk of contamination with impurities and the occurrence of distortions and cranks due to stress, making it difficult to form devices on thin film silicon of Sol, or even if devices can be formed, the characteristics may be inferior. There is a strong possibility that such problems will occur.
また、水を用いてシロキサン結合を形成しようとする方
法は、全面に密にシロキサン結合を形成するのが困難な
ので、結合力が弱い欠点を有していることである。In addition, the method of forming siloxane bonds using water has the disadvantage of weak bonding strength because it is difficult to form siloxane bonds densely over the entire surface.
本発明は以上のような状況から容易に実施可能な、耐熱
性が高く且つ汚染の虞のない両平板の強力な結合力が得
られる平板接着法の提供を目的としたものである。It is an object of the present invention to provide a flat plate adhesion method that can be easily carried out under the above circumstances, has high heat resistance, and can provide a strong bonding force between both flat plates without the risk of contamination.
上記問題点は、一対の平板の内、少なくとも一方を酸化
する能力を有する試薬の極薄い層を平板間に形成する工
程と、この試薬の内の平板と結合していない余分の試薬
を自然乾燥により除去する工程と、この一対の平板を加
圧し、加熱する工程とを含む本発明による平板接着法に
よって解決される。The above problem is solved by the process of forming an extremely thin layer of reagent between the plates that has the ability to oxidize at least one of the plates, and by air drying the excess reagent that is not bonded to the plate. This problem is solved by the flat plate bonding method according to the present invention, which includes a step of removing the pair of flat plates, and a step of pressurizing and heating the pair of flat plates.
即ち本発明においては第1図(alに示すように、接着
しようとする一対の平板A1及びB2の内、少なくとも
一方を酸化する能力のある試薬3の極薄い層を平板AI
及び82間に形成し、この試薬3の内の平板A1及びB
2と結合していない余分の試薬3をX z Oとして自
然乾燥により消散させて除去した後、この一対の平板A
1及びB2を加圧しながら加熱するので、加熱工程にお
ける下記のような分解反応を利用することによりXZO
を除去し、第1図(b)に示すように・、両平板A1及
びB2をシロキサン結合(Si−0)によって固く結合
させて一体化することが可能となる。That is, in the present invention, as shown in FIG.
and 82, and the flat plates A1 and B of this reagent 3
After removing the excess reagent 3 that is not bound to 2 by dissipating it as X z O by air drying, the pair of flat plates A
Since 1 and B2 are heated while being pressurized, XZO
As shown in FIG. 1(b), it becomes possible to firmly bond and integrate both flat plates A1 and B2 by siloxane bonds (Si-0).
2 (Si −0−X )−→5i−OSi+XzOシ
ロキサン結合はシリコン酸化膜と類似構造を有し、半導
体デバイスに馴染み深いもので汚染の虞もなく、充分な
耐熱性及び接着強度を存している。2 (Si -0 - There is.
以下第2図について本発明の一実施例をシリコン基板の
場合について説明する。An embodiment of the present invention will be described below with reference to FIG. 2 in the case of a silicon substrate.
先ず第2図(a)に示すように、シリコン基板A4及び
シリコン基板B5は2インチのシリコンウェーハで、シ
リコン酸化膜6は厚さ3,000人のウェット熱酸化膜
でシリコン基板B5の表面に形成している。First, as shown in FIG. 2(a), the silicon substrate A4 and the silicon substrate B5 are 2-inch silicon wafers, and the silicon oxide film 6 is a wet thermal oxide film with a thickness of 3,000 mm on the surface of the silicon substrate B5. is forming.
このシリコン基板B5の表面に形成したシリコン酸化膜
6の表面に過酸化水素7の小滴を滴下してお(。A small drop of hydrogen peroxide 7 is dropped onto the surface of the silicon oxide film 6 formed on the surface of the silicon substrate B5 (.
一方のシリコン基板A4は弗化水素(HF)溶液中に浸
積して自然酸化膜を除去しておき、弗化水素溶液からす
ばやく取り出し、純水洗浄、純水水滴除去を行ってシリ
コン酸化膜6の上に重ねて置く。One silicon substrate A4 is immersed in a hydrogen fluoride (HF) solution to remove the natural oxide film, quickly taken out from the hydrogen fluoride solution, washed with pure water, and removed with pure water to form a silicon oxide film. Place it on top of 6.
シリコン基板A4とシリコン基板B5の間に50g r
/ Cm 2の圧力を加え、過酸化水素7が側基板の
間にくまなく拡がるようにする。50g r between silicon substrate A4 and silicon substrate B5
A pressure of /Cm2 is applied so that the hydrogen peroxide 7 is spread evenly between the side substrates.
この状態で48時間程度放置して自然乾燥させる。Leave it in this state for about 48 hours to air dry.
この工程で余分の過酸化水素7や水分を乾燥させて除去
する。この工程を経た後は第2図fatに示すように、
両シリコン基板の表面にシラノール基(Si−0−H)
が形成されているものと考えられる。In this step, excess hydrogen peroxide 7 and moisture are dried and removed. After this process, as shown in Figure 2 fat,
Silanol groups (Si-0-H) on the surfaces of both silicon substrates
is thought to be formed.
次にこの状態で電気炉に入れて徐々に温度を上げてゆき
、800℃になると10分間保持し、その後電源を切り
炉を自然冷却し、常温になればシリコン基板を取り出す
と両シリコン基板はシリコン酸化膜6を介して固く結合
されている。Next, in this state, put it in an electric furnace and gradually raise the temperature, and when it reaches 800 degrees Celsius, hold it for 10 minutes, then turn off the power and let the furnace cool naturally, and when it reaches room temperature, take out the silicon substrate, and both silicon substrates will be They are firmly bonded via a silicon oxide film 6.
このメカニズムは、両シリコン基板の表面のシラノール
基(Si−OH)が加熱過程で熱分解によりH,Oが消
散し、強固なシロキサン結合(Si−0)が両シリコン
基板間に出来たものと考えられる。The mechanism is that the silanol groups (Si-OH) on the surfaces of both silicon substrates dissipate H and O through thermal decomposition during the heating process, and a strong siloxane bond (Si-0) is created between the two silicon substrates. Conceivable.
なお、本発明は上記実施例に限定されるものではなく、
たとえば一対の酸化膜を有しないP型シリコン基板とN
型シリコン基板を用いることにより、大面積のPN接合
面を形成することも可能である。Note that the present invention is not limited to the above embodiments,
For example, a pair of P-type silicon substrates without an oxide film and an N
By using a type silicon substrate, it is also possible to form a large-area PN junction surface.
また、シリコンを酸化する能力を有する試薬として過酸
化水素7の代わりに硝酸(HNO,)を用いても同様の
効果が得られる。Further, the same effect can be obtained by using nitric acid (HNO, ) instead of hydrogen peroxide 7 as a reagent capable of oxidizing silicon.
また、シラノール基を形成する手段として、過酸化水素
の蒸気が充満した容器内に両シリコン基板を放置し、そ
の後両シリコン基板を合わせて上記のような加熱工程を
施しても均一な接着ができる。Furthermore, as a means of forming silanol groups, uniform adhesion can be achieved by leaving both silicon substrates in a container filled with hydrogen peroxide vapor, and then putting both silicon substrates together and performing the heating process described above. .
この結合状態を調べるために、結合した両シリコン基板
を粉砕して詳細に調べたが、未接着の部分は過酸化水素
の場合は約10%程度、硝酸の場合は約20%程度で、
全面にわたって強固に接着されていた。In order to investigate this bonding state, both bonded silicon substrates were crushed and examined in detail, but the unbonded portion was about 10% in the case of hydrogen peroxide and about 20% in the case of nitric acid.
It was strongly glued all over.
過酸化水素7の代わりに水を用いた従来方法の実施例で
は、上記と同様に粉砕して詳細に調べた結果、約40%
程度が未接着であり、本発明の優位性が判明した。In an example of the conventional method using water instead of hydrogen peroxide, approximately 40%
The degree of no adhesion was observed, demonstrating the superiority of the present invention.
以上の説明から明らかなように本発明によれば極めて容
易に実施し得る工程によって、シラノール基を形成し、
加圧して加熱することにより、強固なシロキサン結合を
得ることができ、不純物で汚染されないシリコン基板の
結合が可能となるので、耐熱性の高い、歪やストレスの
無い、シリコン基板を接着したsor基板を製造するこ
とが可能となる等の利点があり、著しい品質向上の効果
が期待でき工業的には極めて存用なものである。As is clear from the above description, according to the present invention, a silanol group is formed by a process that can be carried out very easily,
By pressurizing and heating, it is possible to obtain a strong siloxane bond, and it is possible to bond silicon substrates that are not contaminated with impurities, so it is possible to create a SOR substrate with silicon substrates that is highly heat resistant and free of distortion and stress. It has advantages such as making it possible to produce , and can be expected to have a significant quality improvement effect, making it extremely useful industrially.
第1図は本発明の原理図、 第2図は本発明による一実施例を示す図、である。 図において、 1は平板A、 2は平板B、 3は試薬、 4はシリコン基(反A、 5はシリコン基板B、 6はシリコン酸化膜、 7は過酸化水素、 を示す。 Figure 1 is a diagram of the principle of the present invention. FIG. 2 is a diagram showing an embodiment according to the present invention. In the figure, 1 is a flat plate A, 2 is a flat plate B, 3 is a reagent, 4 is a silicon group (anti-A, 5 is a silicon substrate B; 6 is a silicon oxide film, 7 is hydrogen peroxide, shows.
Claims (1)
する試薬の極薄い層を平板間に形成する工程と、 前記試薬の内の平板と結合していない余分の前記試薬を
自然乾燥により除去する工程と、 前記一対の平板を加圧し、加熱する工程と、を含むこと
を特徴とする平板接着法。[Claims] A step of forming an extremely thin layer of a reagent having the ability to oxidize at least one of a pair of flat plates between the plates, and removing any excess of the reagent that is not bonded to the flat plate. A flat plate adhesion method comprising: a step of removing by natural drying; and a step of pressurizing and heating the pair of flat plates.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP29648187A JP2576163B2 (en) | 1987-11-24 | 1987-11-24 | Plate bonding method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP29648187A JP2576163B2 (en) | 1987-11-24 | 1987-11-24 | Plate bonding method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01137652A true JPH01137652A (en) | 1989-05-30 |
| JP2576163B2 JP2576163B2 (en) | 1997-01-29 |
Family
ID=17834114
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP29648187A Expired - Lifetime JP2576163B2 (en) | 1987-11-24 | 1987-11-24 | Plate bonding method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2576163B2 (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06350063A (en) * | 1993-06-10 | 1994-12-22 | Canon Inc | Manufacture of semiconductor substrate |
| JPH07245382A (en) * | 1994-03-07 | 1995-09-19 | Fuji Electric Co Ltd | Method for manufacturing composite element and bonded substrate |
| US5451547A (en) * | 1991-08-26 | 1995-09-19 | Nippondenso Co., Ltd. | Method of manufacturing semiconductor substrate |
| JP2015135909A (en) * | 2014-01-17 | 2015-07-27 | 株式会社ニコン | Joining method, device and joining device |
| JP2018201033A (en) * | 2018-08-02 | 2018-12-20 | 株式会社ニコン | Joining method and joining apparatus |
-
1987
- 1987-11-24 JP JP29648187A patent/JP2576163B2/en not_active Expired - Lifetime
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5451547A (en) * | 1991-08-26 | 1995-09-19 | Nippondenso Co., Ltd. | Method of manufacturing semiconductor substrate |
| JPH06350063A (en) * | 1993-06-10 | 1994-12-22 | Canon Inc | Manufacture of semiconductor substrate |
| JPH07245382A (en) * | 1994-03-07 | 1995-09-19 | Fuji Electric Co Ltd | Method for manufacturing composite element and bonded substrate |
| JP2015135909A (en) * | 2014-01-17 | 2015-07-27 | 株式会社ニコン | Joining method, device and joining device |
| JP2018201033A (en) * | 2018-08-02 | 2018-12-20 | 株式会社ニコン | Joining method and joining apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2576163B2 (en) | 1997-01-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100514560C (en) | Method of producing a plate-shaped structure, use of the method and plate-shaped structure thus produced | |
| US12532717B2 (en) | Cationic elements-assisted direct bonding method | |
| CN110892506B (en) | Device substrate with high thermal conductivity and method for manufacturing the same | |
| CN108242393B (en) | A method of manufacturing a semiconductor device | |
| JPH07283382A (en) | Silicon substrate bonding method | |
| JPH01137652A (en) | Plate bonding | |
| CN111834279B (en) | Temporary bonding and debonding method, carrier structure and application | |
| JPH06268183A (en) | Method for manufacturing semiconductor device | |
| JP2023174562A (en) | Strong base assisted direct conjugation method | |
| JPH02183510A (en) | Manufacture of substrate for semiconductor | |
| KR20200138320A (en) | Layer transfer method | |
| JP2850502B2 (en) | Method for manufacturing SOI substrate | |
| CN117577543A (en) | Bonding method and preparation method of SOI substrate | |
| JP2589994B2 (en) | Wafer bonding method | |
| JP2583764B2 (en) | Method for manufacturing semiconductor integrated circuit device | |
| JP2602003B2 (en) | Silicon crystal joining method | |
| JP2009021573A (en) | Semiconductor substrate manufacturing method and semiconductor substrate | |
| JPH0810672B2 (en) | Flat plate bonding method | |
| TWI786782B (en) | Method of manufacturing a silicon on insulator wafer | |
| JP7430568B2 (en) | Melt bonding and desorption method and structure of low-density silicon oxide | |
| TWI913819B (en) | Direct bonding of heterogeneous substrates | |
| JP2754819B2 (en) | Method for manufacturing dielectric-separated semiconductor substrate | |
| JPH0626238B2 (en) | Bonding method for semiconductor device substrate | |
| JPH0779110B2 (en) | Anodic bonding method of silicon wafer and glass substrate | |
| JPH0744280B2 (en) | Method of joining silicon crystals |