JPH01187468A - Integral voltmeter - Google Patents
Integral voltmeterInfo
- Publication number
- JPH01187468A JPH01187468A JP63011724A JP1172488A JPH01187468A JP H01187468 A JPH01187468 A JP H01187468A JP 63011724 A JP63011724 A JP 63011724A JP 1172488 A JP1172488 A JP 1172488A JP H01187468 A JPH01187468 A JP H01187468A
- Authority
- JP
- Japan
- Prior art keywords
- input signal
- input
- integral
- voltmeter
- measurement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H01L21/68742—
-
- H01L21/68785—
Landscapes
- Measurement Of Current Or Voltage (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の技術分野〕
本発明は積分型電圧計に関し特に測定に関連する無駄時
間を省き高速化した積分型電圧計に関する。DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to an integral type voltmeter, and more particularly to an integral type voltmeter that eliminates dead time related to measurement and is faster.
このような用途によく適合するものの1つに積分型ベク
トル電圧計と呼ばれる測定器がある。この電圧計では、
被測定交流入力信号を選択、増幅、濾波等の処理の後、
基準位相の参照信号によって位相検波した出力を好まし
くは交流入力の周期の整数倍積分し、その積分値から交
流入力信号の基準位相成分を求める。基準位相としては
、少くとも90°相異る2つを含む複数の位相を用いる
。それらは例えば、0°、90°、180°、270°
であり、それらに対する基準位相成分を0°成分、90
°成分、180°成分、270°成分と呼称する。One of the instruments well suited for such uses is a measuring instrument called an integrating vector voltmeter. With this voltmeter,
After selecting the AC input signal to be measured, amplifying it, filtering it, etc.,
The output of phase detection using the reference signal of the reference phase is preferably integrated by an integral multiple of the cycle of the AC input, and the reference phase component of the AC input signal is determined from the integrated value. As the reference phase, a plurality of phases including two phases that differ by at least 90° are used. They are, for example, 0°, 90°, 180°, 270°
, and the reference phase component for them is the 0° component, 90
They are called the ° component, 180° component, and 270° component.
このようなベクトル電圧計で多数の入力を測定するとき
は、積分期間に引きつづく積分値の測定期間を経過した
後火の入力に切り換えていた。また、参照信号を異る位
相に切り換える必要があるときも同様であった。従って
、積分値の測定期間だけ切り換えが遅れて、測定が高速
に行えなかった。特に二重スロープや多重スロープでは
、積分器を放電することにより、積分値の計数を行うか
ら、切り換え遅れが大きくなる。When measuring a large number of inputs with such a vector voltmeter, the input is switched to the input after the integral value measurement period following the integration period has elapsed. The same applies when it is necessary to switch the reference signal to a different phase. Therefore, the switching was delayed by the period of integral value measurement, making it impossible to perform measurements at high speed. Particularly in the case of double slopes or multiple slopes, the integral value is counted by discharging the integrator, resulting in a large switching delay.
従って本発明の目的は、積分型電圧計において、積分期
間の終了に応答して前記処理回路を切り換えてむだ時間
を省き、測定の高速化をおこなうことである。SUMMARY OF THE INVENTION Accordingly, it is an object of the present invention to provide an integrating voltmeter that switches the processing circuit in response to the end of an integration period to eliminate dead time and speed up measurement.
本発明の1実施例では、入力前処理回路の切り換えは、
積分器の入力を入力信号経路から切り離すと同時に、被
測定交流入力の切り換えを行うので、積分器入力までの
前処理回路の立ち上り待ち時間は、積分値計数及び計算
時間だけ短くなる。In one embodiment of the invention, switching the input pre-processing circuitry comprises:
Since the input of the integrator is disconnected from the input signal path and the AC input to be measured is switched at the same time, the rise waiting time of the preprocessing circuit until the integrator input is shortened by the integral value counting and calculation time.
第1図は本発明の一実施例の積分型電圧計の回路図であ
る。本積分型電圧計は図示しないマイクロプロセッサと
タイミング発生器によって、スイッチS、−S、が制御
される。端子1.2には交流入力信号が印加され、スイ
ッチs1、S2によって選択された一方の交流入力信号
が位相検波器PDに入力される。端子3に基準位相を有
する参照入力信号を印加して、交流入力信号の基準位相
成分を直流成分とする出力をPDから得る。FIG. 1 is a circuit diagram of an integrating type voltmeter according to an embodiment of the present invention. In this integral type voltmeter, switches S and -S are controlled by a microprocessor and a timing generator (not shown). An AC input signal is applied to the terminal 1.2, and one AC input signal selected by the switches s1 and S2 is input to the phase detector PD. A reference input signal having a reference phase is applied to the terminal 3 to obtain an output from the PD in which the reference phase component of the AC input signal is a DC component.
第2図に時刻tの関数として波形−,〜警。を示し、第
2図に従って、動作を説明する。第2図におい ゛
て、波形1は積分増幅器へ、の出力端子4における電圧
波形の1例であり、波形−2はそれが低レベルの時(時
刻t。からtlの間)入力の積分が行われることを示す
。即わちS、、 S2の一方と33とS、のみが閉成し
他のスイッチは開放となる。Figure 2 shows waveforms as a function of time t. The operation will be explained according to FIG. In Figure 2, waveform 1 is an example of the voltage waveform at the output terminal 4 of the integrating amplifier, and waveform -2 is an example of the voltage waveform at the output terminal 4 of the integrating amplifier, and waveform -2 shows the integral of the input when it is at a low level (between time t and tl). Indicates what will be done. That is, only one of the switches S, S2, 33, and S are closed, and the other switches are open.
波形−3はそれが低レベルの時(時刻t0がらR2の間
)−回の積分測定を実行し完了することを示す。Waveform-3 shows that when it is at a low level (from time t0 to R2) - times of integral measurements are performed and completed.
期間tq〜toにおいて34、S5、S8を閉成しS3
、SいS、を開放し積分器の初期設定を行う。抵抗R3
、R2はスイッチS4、S、により接地され、積分コン
デンサCはスイッチS8により短絡される。ここで、仮
にSIを閉じS2を開放しであるものとする。端子4の
電圧ばOとなる。34, S5, and S8 are closed in the period tq to to, and S3
, S, are opened to initialize the integrator. Resistor R3
, R2 are grounded by switches S4, S, and the integrating capacitor C is shorted by switch S8. Here, it is assumed that SI is closed and S2 is opened. The voltage at terminal 4 becomes O.
期間t0〜1+では51% Sol、S、を閉成し、S
2、SいS、、 S?、S8を°開放する。端子4の電
圧は積分増幅器A、の反転入力端子に人力する電流eD
/R+ (但しe、は位相検波器PDの出力電圧、Ro
はスイッチS3、S4と積分増幅器へ、の反転入力端子
を結ぶ抵抗R1の抵抗値)を積°分した値となる。その
値e4ばである。Cは積分増幅器へ、の反転入力端子と
を結ぶ積分コンデンサCの容量値である。In the period t0 to 1+, 51% Sol, S, is closed, and S
2.S?S...S? , S8 is opened. The voltage at terminal 4 is the current eD applied to the inverting input terminal of integrating amplifier A.
/R+ (where e is the output voltage of the phase detector PD, Ro
is the value obtained by integrating the resistance value of the resistor R1 connecting the switches S3 and S4 and the inverting input terminal of the integrating amplifier. Its value is e4. C is the capacitance value of the integrating capacitor C connected to the inverting input terminal of the integrating amplifier.
t−to=TzをeLの交流成分の周期の整数倍に選べ
ば、R4のtlにおける値e41は、e、の直流成分を
e、。If t-to=Tz is chosen to be an integer multiple of the period of the AC component of eL, the value e41 at tl of R4 becomes e, the DC component of e.
とすると となる。Then becomes.
t’=t、においてS3、S、が開放されS4が閉成さ
れる。At t'=t, S3 and S are opened and S4 is closed.
さらに、反転増幅器^2の出力の正負に従って、S6あ
るいはS7が閉成され直流電圧EIあるいはE2が抵抗
R2に印加される。今S6が選ばれたとすると、コンデ
ンサCは抵抗R2(抵抗値R2)を通る電流により放電
され、R4は第2図の會、の右下りのスロープを描いて
下降し、ついには時刻t2において零となる。従って、
よって、
であるからtz Lを計数して既知のR,、E、、R
2、T2からenoが求められる。epoの計算はt2
〜t3の間に行われる。Further, S6 or S7 is closed depending on the positive or negative output of the inverting amplifier ^2, and the DC voltage EI or E2 is applied to the resistor R2. Assuming that S6 is selected now, capacitor C is discharged by the current passing through resistor R2 (resistance value R2), and R4 descends with a downward slope to the right as shown in Figure 2, and finally reaches zero at time t2. becomes. Therefore, since tz L is counted and the known R,,E,,R
2. Eno is found from T2. Calculation of epo is t2
This is done between t3 and t3.
次に37を開放してS2を閉成し、端子2の交流入力と
測定したり、S、、 S2の状態はそのままで、端子3
への参照入力信号の基準位相を変えて測定を行う。Next, open 37 and close S2 to measure the AC input at terminal 2, or leave S2 in the same state and connect terminal 3.
Measurement is performed by changing the reference phase of the reference input signal to.
従来スイッチS、、 S、の切り換えや参照入力信号の
基準位相の可変は、t、のあとやR2のあとで行ってい
た。Conventionally, the switching of switches S, S, and the variation of the reference phase of the reference input signal were performed after t and after R2.
本発明の一実施例では、それらをtlにおいて行うから
、1.−1.だけスイッチS1、S2の切り換えや基準
位相入力の変化が早く起り、次の測定が早く開始できる
。In one embodiment of the present invention, these are performed at tl, so 1. -1. Therefore, switching of the switches S1 and S2 and changes in the reference phase input occur quickly, and the next measurement can be started quickly.
従って、本発明の実施により、引きつづく測定間の無駄
時間が短縮されるから、高速測定が可能となり有益であ
る。Therefore, implementation of the present invention advantageously enables high-speed measurements because dead time between successive measurements is reduced.
第1図は本発明の一実施例の積分型電圧形の回路図、第
2図は第1図の実施例の波形とタイミングを示す図であ
る。
−1:積分増幅器^1の出力端子4の波形−2=積分期
間を示す波形
讐、:測定期間を示す波形。FIG. 1 is a circuit diagram of an integral voltage type circuit according to an embodiment of the present invention, and FIG. 2 is a diagram showing waveforms and timing of the embodiment of FIG. 1. -1: Waveform of the output terminal 4 of the integrating amplifier ^1 -2 = Waveform indicating the integration period;: Waveform indicating the measurement period.
Claims (1)
置の出力を受信し、該出力を積分測定する積分電圧計と
から構成され、次の前記積分測定に対する前記前処理装
置の設定変更を前記積分測定の入力積分終了時点に開始
することを特徴とする積分型電圧計。 2、前記前処理装置が入力切り換えスイッチを含み、前
記設定変更が前記スイッチの切り換えであることを含む
請求項1記載の積分型電圧計。 3、前記前処理装置が位相検波器を含み、前記設定変更
が前記位相検波器の参照入力信号の切り換えを含む請求
項1あるいは請求項2記載の積分型電圧計。[Claims] 1. Consisting of a preprocessing device that receives an AC input signal, and an integral voltmeter that receives the output of the preprocessing device and integrally measures the output, An integral type voltmeter characterized in that the setting change of the pre-processing device is started at the time when the input integration of the integral measurement is completed. 2. The integral type voltmeter according to claim 1, wherein the preprocessing device includes an input changeover switch, and the setting change includes switching the switch. 3. The integrating type voltmeter according to claim 1 or 2, wherein the preprocessing device includes a phase detector, and the setting change includes switching a reference input signal of the phase detector.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63011724A JPH01187468A (en) | 1988-01-21 | 1988-01-21 | Integral voltmeter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63011724A JPH01187468A (en) | 1988-01-21 | 1988-01-21 | Integral voltmeter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01187468A true JPH01187468A (en) | 1989-07-26 |
Family
ID=11785986
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63011724A Pending JPH01187468A (en) | 1988-01-21 | 1988-01-21 | Integral voltmeter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01187468A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006317425A (en) * | 2005-04-12 | 2006-11-24 | Fuji Electric Systems Co Ltd | AC voltage detection method for power conversion circuit |
-
1988
- 1988-01-21 JP JP63011724A patent/JPH01187468A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006317425A (en) * | 2005-04-12 | 2006-11-24 | Fuji Electric Systems Co Ltd | AC voltage detection method for power conversion circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5294889A (en) | Battery operated capacitance measurement circuit | |
| US4082998A (en) | Dual slope integration circuit | |
| US3165694A (en) | Average signal value measuring means using storage means alternately connected to the signal and a d.c. measuring means | |
| JPH01187468A (en) | Integral voltmeter | |
| CN113376441B (en) | System and method for measuring parasitic inductance parameters of thin film capacitor | |
| JPH0361864A (en) | Current/frequency converter | |
| JPH0583135A (en) | Double integral type a/d converter | |
| SU1320762A1 (en) | Semi-balanced bridge for separate measurement of four-element resonance two-terminal networks parameters | |
| SU834537A1 (en) | Device for measuring coll inductivity | |
| SU1580283A1 (en) | Digital ohmmeter | |
| JPH06201768A (en) | Switching characteristic measuring device | |
| SU920566A1 (en) | Digital meter of capacitive and inductive impedance | |
| JP3036561B2 (en) | A / D converter | |
| SU1226346A1 (en) | Method of determining capacitance and dielectric loss tangent of capacitors | |
| SU1534413A1 (en) | Method of determining complex impedance | |
| SU1183919A1 (en) | Apparatus for measuring r.l.c.parameters | |
| RU2115130C1 (en) | Digital ohmmeter | |
| JPH0353181Y2 (en) | ||
| SU1396086A1 (en) | Instrument current circuit simulator | |
| JPH0524222Y2 (en) | ||
| JP3352793B2 (en) | Temperature measuring device | |
| JPH0635195Y2 (en) | Time interval measuring circuit | |
| JPH0355105Y2 (en) | ||
| JPS6322265B2 (en) | ||
| SU1370580A1 (en) | Electrometric voltmeter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 5 Free format text: PAYMENT UNTIL: 20071220 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081220 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091220 Year of fee payment: 7 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091220 Year of fee payment: 7 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091220 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101220 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101220 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 9 Free format text: PAYMENT UNTIL: 20111220 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111220 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121220 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121220 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 11 Free format text: PAYMENT UNTIL: 20131220 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |