JPH01204296A - ジョゼフソン・メモリ・セルの駆動方法 - Google Patents

ジョゼフソン・メモリ・セルの駆動方法

Info

Publication number
JPH01204296A
JPH01204296A JP63028272A JP2827288A JPH01204296A JP H01204296 A JPH01204296 A JP H01204296A JP 63028272 A JP63028272 A JP 63028272A JP 2827288 A JP2827288 A JP 2827288A JP H01204296 A JPH01204296 A JP H01204296A
Authority
JP
Japan
Prior art keywords
current
closed loop
cell
josephson
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63028272A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0363158B2 (fr
Inventor
Itaru Kurosawa
格 黒沢
Hiroshi Nakagawa
博 仲川
Susumu Takada
進 高田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP63028272A priority Critical patent/JPH01204296A/ja
Publication of JPH01204296A publication Critical patent/JPH01204296A/ja
Publication of JPH0363158B2 publication Critical patent/JPH0363158B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
JP63028272A 1988-02-09 1988-02-09 ジョゼフソン・メモリ・セルの駆動方法 Granted JPH01204296A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63028272A JPH01204296A (ja) 1988-02-09 1988-02-09 ジョゼフソン・メモリ・セルの駆動方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63028272A JPH01204296A (ja) 1988-02-09 1988-02-09 ジョゼフソン・メモリ・セルの駆動方法

Publications (2)

Publication Number Publication Date
JPH01204296A true JPH01204296A (ja) 1989-08-16
JPH0363158B2 JPH0363158B2 (fr) 1991-09-30

Family

ID=12243950

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63028272A Granted JPH01204296A (ja) 1988-02-09 1988-02-09 ジョゼフソン・メモリ・セルの駆動方法

Country Status (1)

Country Link
JP (1) JPH01204296A (fr)

Also Published As

Publication number Publication date
JPH0363158B2 (fr) 1991-09-30

Similar Documents

Publication Publication Date Title
US10615783B2 (en) RQL D flip-flops
AU2014400659B2 (en) Superconductive gate system
EP3659179A1 (fr) Circuit d'attaque en courant bidirectionnel supraconducteur
KR980012921A (ko) 상이한 임계 전압을 갖는 트랜지스터를 사용하는 동적 논리 회로
KR20180116386A (ko) 초전도 셀 어레이 논리 회로 시스템
KR102536715B1 (ko) 반전 위상 모드 로직 플립 플롭
CN110427170A (zh) 一种基于自旋轨道矩的全加器
JPH10105378A (ja) 並列加算器
JPS6257191A (ja) デイジタル信号遅延用回路装置
JPH0427637B2 (fr)
JPH0363158B2 (fr)
Gianola et al. The laddic—a magnetic device for performing logic
CA1071762A (fr) Echelle pour traitement de l'information
JP4955232B2 (ja) 超伝導記憶セル
KR100447178B1 (ko) 유한 임펄스 응답 필터
JPS6020840B2 (ja) 磁束量子記憶型記憶セル
JP2699705B2 (ja) パケットスイッチ
JP3573417B2 (ja) 状態遷移回路およびその制御方法
JPS6299993A (ja) ジヨゼフソン・メモリ駆動回路
JPH0517727B2 (fr)
JPS6387697A (ja) ジヨセフソンメモリ
JPH0136199B2 (fr)
JPH0342020B2 (fr)
JPH0223093B2 (fr)
JPH0342019B2 (fr)

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term