JPH0126100B2 - - Google Patents

Info

Publication number
JPH0126100B2
JPH0126100B2 JP58126528A JP12652883A JPH0126100B2 JP H0126100 B2 JPH0126100 B2 JP H0126100B2 JP 58126528 A JP58126528 A JP 58126528A JP 12652883 A JP12652883 A JP 12652883A JP H0126100 B2 JPH0126100 B2 JP H0126100B2
Authority
JP
Japan
Prior art keywords
permutation
data
order
input data
memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58126528A
Other languages
Japanese (ja)
Other versions
JPS6019254A (en
Inventor
Yasukazu Nishino
Hiroshi Sasanuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58126528A priority Critical patent/JPS6019254A/en
Publication of JPS6019254A publication Critical patent/JPS6019254A/en
Publication of JPH0126100B2 publication Critical patent/JPH0126100B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Input (AREA)
  • Image Processing (AREA)
  • Memory System (AREA)

Claims (1)

【特許請求の範囲】[Claims] １ 2n個のデータの総ての2l+1・ｉ−2l−ｊ番目
のデータと2l+1・ｉ−ｊ番目のデータを入れ換え
る置換P2l、相異なる置換P2lを引続き行なつて得
られる合成の置換をPn及びデータの入れ換えを
行なわない恒等置換をP0とした時に得られる総
ての置換Pkを要素としてP0から順に並べたP0、
P1、P2、………、P2o-1に対して前記手法の置換
Pkの一つを施して各置換の順番を定め、順番が
定められた置換と、2n×2nビツトで構成されたブ
ロツク内における行方向及び列方向の2nビツトの
入力データのブロツク内での行あるいは列番号と
を順に対応させて入力データの並び換えを行なう
手段と、前記並び換えを行なつた入力データを記
憶する独立に動作可能な2n個のメモリm1、m2、
………、m2oを有し、前記2n個の各メモリのアド
レス入力a0、a1、………ao-1のｎ本に関しては、
メモリm2l+1 1 2 A permutation P 2l that swaps the 2 l+1・i−2 l −jth data with the 2 l+1・i−j th data of all n data, and the different permutation P 2l is continued . When the resulting composite permutation is P n and the identity permutation that does not exchange data is P 0 , all the permutations P k obtained as elements are arranged in order from P 0 , P 0 ,
Substitution of the above method for P 1 , P 2 , ......, P 2o-1
One of P k is applied to determine the order of each permutation, and the permutation with the determined order and the block of input data of 2 n bits in the row direction and column direction in a block composed of 2 n × 2 n bits are performed. a means for rearranging input data by sequentially corresponding row or column numbers within the data, and 2n independently operable memories m 1 , m 2 for storing the rearranged input data. ,
......, m 2o , and for n address inputs a 0 , a 1 , ......a o-1 of each of the 2 n memories,
memory m 2l+1
JP58126528A 1983-07-12 1983-07-12 data storage device Granted JPS6019254A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58126528A JPS6019254A (en) 1983-07-12 1983-07-12 data storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58126528A JPS6019254A (en) 1983-07-12 1983-07-12 data storage device

Publications (2)

Publication Number Publication Date
JPS6019254A JPS6019254A (en) 1985-01-31
JPH0126100B2 true JPH0126100B2 (en) 1989-05-22

Family

ID=14937430

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58126528A Granted JPS6019254A (en) 1983-07-12 1983-07-12 data storage device

Country Status (1)

Country Link
JP (1) JPS6019254A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62145382A (en) * 1985-12-20 1987-06-29 Fujitsu Ltd Image data output device
JP2669311B2 (en) * 1993-12-02 1997-10-27 日本電気株式会社 Bitmap file access system

Also Published As

Publication number Publication date
JPS6019254A (en) 1985-01-31

Similar Documents

Publication Publication Date Title
DE68923763T2 (en) Arrangement of data cells and construction of neuron networks that use such an arrangement.
DE3788032T2 (en) Structure for reordering bits on the chip.
EP0333207A3 (en) Mask rom with spare memory cells
DE31840T1 (en) STORAGE SYSTEM.
JPS61261773A (en) Encoder by character conversion-shift method
DE19900365A1 (en) Semiconductor memory e.g. DRAM
DE2230103A1 (en) ADDRESSING DEVICE FOR A MEMORY
EP0341897A3 (en) Content addressable memory array architecture
DE2163342A1 (en) Hierarchical binary storage device
DE3618136C2 (en)
DE2415600C2 (en)
DE68925840T2 (en) Memory access control device, which may consist of a reduced number of LSI circuits
JPH0126100B2 (en)
DE3024153A1 (en) STORAGE SUBSYSTEM
EP0342875A3 (en) Partial random access memory
JPH0126101B2 (en)
DE69427601T2 (en) Parallel data transfer circuit
DE69031947T2 (en) Data processing system based on an (N, K) symbol code and with symbol error correctability and multiple error repairability
JPS593790A (en) Storage device using dynamic memory element
DE2525287A1 (en) ASSOCIATIVE MEMORY
DE2649147C2 (en) Arrangement for the optional execution of logical and arithmetic operations
DE3903066A1 (en) DATA PROCESSING SYSTEM WITH CACHE STORAGE
DE2033648C3 (en) Control method and arrangement for switching through PCM channels
DE2017879B2 (en) Free access memory array
JPS5654697A (en) Memory device