JPH0151110B2 - - Google Patents
Info
- Publication number
- JPH0151110B2 JPH0151110B2 JP7220183A JP7220183A JPH0151110B2 JP H0151110 B2 JPH0151110 B2 JP H0151110B2 JP 7220183 A JP7220183 A JP 7220183A JP 7220183 A JP7220183 A JP 7220183A JP H0151110 B2 JPH0151110 B2 JP H0151110B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- complex multiplier
- input
- signals
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/02—Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
- H04L27/06—Demodulator circuits; Receiver circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7220183A JPS59198052A (ja) | 1983-04-26 | 1983-04-26 | 位相同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7220183A JPS59198052A (ja) | 1983-04-26 | 1983-04-26 | 位相同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59198052A JPS59198052A (ja) | 1984-11-09 |
| JPH0151110B2 true JPH0151110B2 (2) | 1989-11-01 |
Family
ID=13482378
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7220183A Granted JPS59198052A (ja) | 1983-04-26 | 1983-04-26 | 位相同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59198052A (2) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100238284B1 (ko) * | 1997-05-12 | 2000-01-15 | 윤종용 | 위상 보정 회로 및 그 방법 |
-
1983
- 1983-04-26 JP JP7220183A patent/JPS59198052A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59198052A (ja) | 1984-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5796786A (en) | Phase error detecting method and phase tracking loop circuit | |
| CA2000007C (en) | Coherent phase shift keyed demodulator | |
| US4054838A (en) | QAM phase jitter and frequency offset correction system | |
| EP0533208A2 (en) | PSK demodulator with feedback circuit for correcting phase and freqency errors | |
| JP2971028B2 (ja) | ディジタル残留側波帯変調通信装置の位相検出方法及び位相トラッキングループ回路 | |
| US4816775A (en) | Negative feedback, phase rotation, phase acquisition and tracking apparatus and method | |
| US6148037A (en) | Sampling timing phase error detector for VSB modulation signal | |
| US5914985A (en) | Digital demodulator | |
| CN112468421B (zh) | 一种基于q次方极性判决的载波相位恢复方法及系统 | |
| US5170131A (en) | Demodulator for demodulating digital signal modulated by minimum shift keying and method therefor | |
| US8098769B2 (en) | Circuit and method for recovering a carrier | |
| JPH09275425A (ja) | 位相変調信号復調方法およびその方法を実施するための装置 | |
| JPH0151110B2 (2) | ||
| US4686569A (en) | Circuitry for reducing demodulation phase error as for an automatic deghosting system | |
| JPH06152676A (ja) | 準同期検波復調回路 | |
| JP2627270B2 (ja) | 復調位相誤差を減じるための回路 | |
| JPH059978B2 (2) | ||
| KR100279585B1 (ko) | 디지털 수신 시스템의 반송파 복구 회로 | |
| JP2890105B2 (ja) | Qam復調装置 | |
| GB2213663A (en) | Data demodulator carrier phase locking | |
| JPH06105898B2 (ja) | 干渉補償回路 | |
| US5668498A (en) | Controlling FPLL polarity using pilot signal and polarity inverter | |
| JP2002009852A (ja) | クロック再生回路 | |
| JP3410841B2 (ja) | 位相変調波キャリア再生回路 | |
| JP2890104B2 (ja) | Qam復調装置 |