JPH0164752U - - Google Patents
Info
- Publication number
- JPH0164752U JPH0164752U JP1987159976U JP15997687U JPH0164752U JP H0164752 U JPH0164752 U JP H0164752U JP 1987159976 U JP1987159976 U JP 1987159976U JP 15997687 U JP15997687 U JP 15997687U JP H0164752 U JPH0164752 U JP H0164752U
- Authority
- JP
- Japan
- Prior art keywords
- processing unit
- central processing
- register file
- received data
- performs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims description 2
- 230000008054 signal transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Description
第1図は本考案実施例の構成の一例を示すブロ
ツク図、第2図は第1の従来例の構成例を示すブ
ロツク図、第3図は第2の従来例の構成例を示す
ブロツク図である。
1,2,2′,2″,3,3′……CPU、4
……伝送回路、5……入力接点、6……リレー、
7……レジスタフアイル、8……デユアルポート
RAM、9……入力インタフエース、10……出
力インタフエース。
Fig. 1 is a block diagram showing an example of the configuration of the embodiment of the present invention, Fig. 2 is a block diagram showing an example of the configuration of the first conventional example, and Fig. 3 is a block diagram showing an example of the configuration of the second conventional example. It is. 1, 2, 2', 2'', 3, 3'...CPU, 4
...Transmission circuit, 5...Input contact, 6...Relay,
7...Register file, 8...Dual port RAM, 9...Input interface, 10...Output interface.
Claims (1)
理装置と、 該第1の中央演算処理装置により処理された受
信データを記憶するための書込み読み出しが非同
期に同時に行えるレジスタフアイルと、 該レジスタフアイルに記憶されたデータに基い
てシーケンス処理を行う第2の中央演算処理装置
と を具えたことを特徴とする信号伝送装置。[Claims for Utility Model Registration] A first central processing unit that performs transmission processing of received data, and writing and reading for storing the received data processed by the first central processing unit can be performed simultaneously and asynchronously. A signal transmission device comprising: a register file; and a second central processing unit that performs sequence processing based on data stored in the register file.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987159976U JPH0164752U (en) | 1987-10-21 | 1987-10-21 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987159976U JPH0164752U (en) | 1987-10-21 | 1987-10-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0164752U true JPH0164752U (en) | 1989-04-25 |
Family
ID=31441653
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987159976U Pending JPH0164752U (en) | 1987-10-21 | 1987-10-21 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0164752U (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5553720A (en) * | 1978-10-18 | 1980-04-19 | Hitachi Denshi Ltd | Data transfer control system |
| JPS55153027A (en) * | 1979-05-15 | 1980-11-28 | Matsushita Electric Ind Co Ltd | Interface circuit |
| JPS576954A (en) * | 1980-06-13 | 1982-01-13 | Nec Corp | Multiprocessor system |
| JPS5983235A (en) * | 1982-11-05 | 1984-05-14 | Nec Corp | Interface system between processors |
-
1987
- 1987-10-21 JP JP1987159976U patent/JPH0164752U/ja active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5553720A (en) * | 1978-10-18 | 1980-04-19 | Hitachi Denshi Ltd | Data transfer control system |
| JPS55153027A (en) * | 1979-05-15 | 1980-11-28 | Matsushita Electric Ind Co Ltd | Interface circuit |
| JPS576954A (en) * | 1980-06-13 | 1982-01-13 | Nec Corp | Multiprocessor system |
| JPS5983235A (en) * | 1982-11-05 | 1984-05-14 | Nec Corp | Interface system between processors |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0164752U (en) | ||
| JPS63147784U (en) | ||
| JPS5894026U (en) | small electronic calculator | |
| JPS6454163U (en) | ||
| JPS6389152U (en) | ||
| JPS6392963U (en) | ||
| JPS59142844U (en) | Barcode processing device | |
| JPS6427749U (en) | ||
| JPH01120250U (en) | ||
| JPS5997472U (en) | Logic analyzer trigger setting circuit | |
| JPH0191959U (en) | ||
| JPH036983U (en) | ||
| JPS6174146U (en) | ||
| JPH01142070U (en) | ||
| JPS6281146U (en) | ||
| JPS61128732U (en) | ||
| JPH03121424U (en) | ||
| JPH0196047U (en) | ||
| JPS5872050U (en) | Receipt printing device | |
| JPS6214541U (en) | ||
| JPS6361067U (en) | ||
| JPS63118659U (en) | ||
| JPS6312287U (en) | ||
| JPS6380694U (en) | ||
| JPS5922555U (en) | Communication interface device |