JPH0182519U - - Google Patents
Info
- Publication number
- JPH0182519U JPH0182519U JP1987179353U JP17935387U JPH0182519U JP H0182519 U JPH0182519 U JP H0182519U JP 1987179353 U JP1987179353 U JP 1987179353U JP 17935387 U JP17935387 U JP 17935387U JP H0182519 U JPH0182519 U JP H0182519U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- switch
- nand gate
- gate
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Logic Circuits (AREA)
- Keying Circuit Devices (AREA)
- Electronic Switches (AREA)
Description
第１図は本考案の一実施例のスイツチの回路図
、第２図は故障予知無しのときの各信号のタイミ
ングチヤート、第３図は故障予知有りのときの各
信号のタイミングチヤートである。
１…ＮＡＮＤゲート、２…ＡＮＤゲート。
FIG. 1 is a circuit diagram of a switch according to an embodiment of the present invention, FIG. 2 is a timing chart of each signal when there is no failure prediction, and FIG. 3 is a timing chart of each signal when there is failure prediction. 1...NAND gate, 2...AND gate.
Claims (1)
ロツクとともに入力されるＮＡＮＤゲートと、 前記ＮＡＮＤゲート出力とスイツチ信号とを入
力されるＡＮＤゲート とを具備したことを特徴とするスイツチ。[Claims for Utility Model Registration] The present invention is characterized by comprising: a NAND gate to which a signal other than a switch signal such as a failure prediction signal is input together with a clock; and an AND gate to which the output of the NAND gate and the switch signal are input. Switch to do.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987179353U JPH0182519U (en) | 1987-11-24 | 1987-11-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987179353U JPH0182519U (en) | 1987-11-24 | 1987-11-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0182519U true JPH0182519U (en) | 1989-06-01 |
Family
ID=31470911
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987179353U Pending JPH0182519U (en) | 1987-11-24 | 1987-11-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0182519U (en) |
-
1987
- 1987-11-24 JP JP1987179353U patent/JPH0182519U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61128832U (en) | ||
| JPH0337542U (en) | ||
| JPS62105527U (en) | ||
| JPS61103969U (en) | ||
| JPS62201532U (en) | ||
| JPH0157819U (en) | ||
| JPH0211600U (en) | ||
| JPH02147932U (en) | ||
| JPS58123393U (en) | electronic time switch | |
| JPS643329U (en) | ||
| JPS62164422U (en) | ||
| JPS63178920U (en) | ||
| JPH01147441U (en) | ||
| JPS6033681U (en) | digital clock correction circuit | |
| JPS59106214U (en) | Logarithmic amplifier drift compensation circuit | |
| JPS63171027U (en) | ||
| JPS62138202U (en) | ||
| JPS63146772U (en) | ||
| JPS6251825U (en) | ||
| JPH0273255U (en) | ||
| JPS594143U (en) | Automatic flasher with timer | |
| JPS62133479U (en) | ||
| JPS5895525U (en) | matrix switch | |
| JPS5871804U (en) | automatic switching signal generator | |
| JPS63155529U (en) |