JPH0197457U - - Google Patents

Info

Publication number
JPH0197457U
JPH0197457U JP19216787U JP19216787U JPH0197457U JP H0197457 U JPH0197457 U JP H0197457U JP 19216787 U JP19216787 U JP 19216787U JP 19216787 U JP19216787 U JP 19216787U JP H0197457 U JPH0197457 U JP H0197457U
Authority
JP
Japan
Prior art keywords
circuit
supplied
output signal
amplifier circuit
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19216787U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP19216787U priority Critical patent/JPH0197457U/ja
Publication of JPH0197457U publication Critical patent/JPH0197457U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本考案のテープレコーダのメータ駆
動回路の第1の実施例を表わす構成図、第2図は
、本考案の第2の実施例のメータ機構を表わす構
成図、第3図は、バリキヤツプの入力電圧―容量
特性を表わすグラフ、第4図は、第1の実施例に
おけるバリキヤツプの容量変化に対するメータ駆
動増幅回路の周波数特性を表わすグラフ、第5図
は、第2図の実施例におけるバリキヤツプの容量
変化に対するメータ駆動増幅回路の周波数特性を
表わすグラフ、第6図は、従来例を表わす構成図
、第7図は、録音再生周波数特性を表わすグラフ
である。 1…入力端子、2…ボリウム、3,4,15…
増幅回路、5…バイアス発振器、6…録音ヘツド
、7…消去ヘツド、8…演算増幅回路、9…第2
の整流回路、10…(レベル)メータ、11…第
1の整流回路、12…バリキヤツプ、13…イン
ダクタ、14…(直列)共振回路、A…録音機構
、B…メータ機構、R〜R…抵抗、S…スイ
ツチ。
1 is a block diagram showing a first embodiment of a meter drive circuit for a tape recorder of the present invention, FIG. 2 is a block diagram showing a meter mechanism of a second embodiment of the present invention, and FIG. 3 is a block diagram showing a meter mechanism of a second embodiment of the present invention. , a graph showing the input voltage-capacitance characteristics of the varicap, FIG. 4 is a graph showing the frequency characteristics of the meter drive amplifier circuit with respect to capacitance changes of the varicap in the first embodiment, and FIG. FIG. 6 is a diagram showing the configuration of a conventional example, and FIG. 7 is a graph showing the recording/playback frequency characteristics. 1...Input terminal, 2...Volume, 3, 4, 15...
Amplifying circuit, 5... Bias oscillator, 6... Recording head, 7... Erasing head, 8... Operational amplifier circuit, 9... Second
rectifier circuit, 10... (level) meter, 11... first rectifier circuit, 12... variable cap, 13... inductor, 14... (series) resonant circuit, A... recording mechanism, B... meter mechanism, R1 to R5 ...Resistance, S...Switch.

Claims (1)

【実用新案登録請求の範囲】 入力信号のレベルを可変するレベル可変手段と
、 このレベル可変手段の出力信号を増幅する第1
の増幅回路と、この増幅回路より供給される信号
を録音する録音ヘツドと、この録音ヘツドにバイ
アス電流を供給するバイアス発振器と、このバイ
アス発振器より消去電流を供給される消去ヘツド
とよりなる録音機構と、 前記第1の増幅回路の出力が供給される第1の
整流回路と、インダクタとバリキヤツプで構成さ
れ前記第1の整流回路の出力信号が供給される共
振回路と、その一方の入力に前記第1の増幅回路
の出力信号が供給され、その他方の負帰還をかけ
た入力に前記共振回路の出力信号が供給される第
2の増幅回路と、この第2の増幅回路の出力信号
を整流する第2の整流回路と、この第2の整流回
路の出力信号が供給されるメータとよりなるメー
タ機構とを備えて構成したことを特徴とするテー
プレコーダのメータ駆動回路。
[Claims for Utility Model Registration] Level varying means for varying the level of an input signal; and a first level varying means for amplifying the output signal of the level varying means.
A recording mechanism consisting of an amplifier circuit, a recording head that records the signal supplied from this amplifier circuit, a bias oscillator that supplies a bias current to this recording head, and an erasing head that is supplied with an erasing current from this bias oscillator. a first rectifier circuit to which the output of the first amplifier circuit is supplied; a resonant circuit configured with an inductor and a varicap and to which the output signal of the first rectifier circuit is supplied; a second amplifier circuit to which the output signal of the first amplifier circuit is supplied and the output signal of the resonant circuit is supplied to the other negative feedback input; and a second amplifier circuit that rectifies the output signal of the second amplifier circuit. 1. A meter drive circuit for a tape recorder, comprising: a second rectifier circuit that performs a rectifying circuit; and a meter mechanism to which an output signal of the second rectifier circuit is supplied.
JP19216787U 1987-12-17 1987-12-17 Pending JPH0197457U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19216787U JPH0197457U (en) 1987-12-17 1987-12-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19216787U JPH0197457U (en) 1987-12-17 1987-12-17

Publications (1)

Publication Number Publication Date
JPH0197457U true JPH0197457U (en) 1989-06-28

Family

ID=31483040

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19216787U Pending JPH0197457U (en) 1987-12-17 1987-12-17

Country Status (1)

Country Link
JP (1) JPH0197457U (en)

Similar Documents

Publication Publication Date Title
JPH0197457U (en)
JPS5856317U (en) Tape recorder bias current supply circuit
JPS587472Y2 (en) recording bias circuit
JPS5823008U (en) Recording output circuit
JPS5942519U (en) tape recorder
JPS58155624U (en) AC bias device for magnetic recording
KR910003170Y1 (en) Oscilation circuit for record bias
JPS5916990Y2 (en) Recording head drive circuit
JPS6093108U (en) recording circuit
JP2509385Y2 (en) Signal switching circuit in recording / reproducing device
JPS5920441U (en) signal detection circuit device
JPS60159510U (en) tape recorder
JPS59104313U (en) tape recorder
JPH0538403Y2 (en)
JPS6118243B2 (en)
JPS6134610U (en) recording circuit
JPH03106420U (en)
JPS62133203U (en)
JPS5923298U (en) Chiyotsupa power control circuit
JPS6231406B2 (en)
JPS61105904U (en)
JPS58173019U (en) Recording/playback switching circuit
JPS60129710U (en) oscillation circuit
JPH0323804U (en)
JPS58141415U (en) bias oscillation circuit