JPH02168624A - 半導体ウエーハ上の自己整合型共形メタライゼーション製造方法 - Google Patents

半導体ウエーハ上の自己整合型共形メタライゼーション製造方法

Info

Publication number
JPH02168624A
JPH02168624A JP63250725A JP25072588A JPH02168624A JP H02168624 A JPH02168624 A JP H02168624A JP 63250725 A JP63250725 A JP 63250725A JP 25072588 A JP25072588 A JP 25072588A JP H02168624 A JPH02168624 A JP H02168624A
Authority
JP
Japan
Prior art keywords
layer
dielectric layer
thin
metal
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63250725A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0572098B2 (2
Inventor
Roy Mo
ロイ　モー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SMC STANDARD MICROSYST CORP
Standard Microsystems LLC
Original Assignee
SMC STANDARD MICROSYST CORP
Standard Microsystems LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SMC STANDARD MICROSYST CORP, Standard Microsystems LLC filed Critical SMC STANDARD MICROSYST CORP
Publication of JPH02168624A publication Critical patent/JPH02168624A/ja
Publication of JPH0572098B2 publication Critical patent/JPH0572098B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/02—Contacts, special
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/106—Masks, special

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP63250725A 1987-10-08 1988-10-04 半導体ウエーハ上の自己整合型共形メタライゼーション製造方法 Granted JPH02168624A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/107,572 US4764484A (en) 1987-10-08 1987-10-08 Method for fabricating self-aligned, conformal metallization of semiconductor wafer
US107572 1998-06-30

Publications (2)

Publication Number Publication Date
JPH02168624A true JPH02168624A (ja) 1990-06-28
JPH0572098B2 JPH0572098B2 (2) 1993-10-08

Family

ID=22317273

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63250725A Granted JPH02168624A (ja) 1987-10-08 1988-10-04 半導体ウエーハ上の自己整合型共形メタライゼーション製造方法

Country Status (4)

Country Link
US (1) US4764484A (2)
JP (1) JPH02168624A (2)
CA (1) CA1282873C (2)
GB (1) GB2211023B (2)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4999318A (en) * 1986-11-12 1991-03-12 Hitachi, Ltd. Method for forming metal layer interconnects using stepped via walls
US4931144A (en) * 1987-07-31 1990-06-05 Texas Instruments Incorporated Self-aligned nonnested sloped via
US4842991A (en) * 1987-07-31 1989-06-27 Texas Instruments Incorporated Self-aligned nonnested sloped via
US4996133A (en) * 1987-07-31 1991-02-26 Texas Instruments Incorporated Self-aligned tungsten-filled via process and via formed thereby
US4822749A (en) * 1987-08-27 1989-04-18 North American Philips Corporation, Signetics Division Self-aligned metallization for semiconductor device and process using selectively deposited tungsten
US4948755A (en) * 1987-10-08 1990-08-14 Standard Microsystems Corporation Method of manufacturing self-aligned conformal metallization of semiconductor wafer by selective metal deposition
JPH02502414A (ja) * 1987-12-02 1990-08-02 アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド 半導体素子のための自己整列した相互接続
US4982266A (en) * 1987-12-23 1991-01-01 Texas Instruments Incorporated Integrated circuit with metal interconnecting layers above and below active circuitry
US5055423A (en) * 1987-12-28 1991-10-08 Texas Instruments Incorporated Planarized selective tungsten metallization system
US5110762A (en) * 1988-07-07 1992-05-05 Kabushiki Kaisha Toshiba Manufacturing a wiring formed inside a semiconductor device
US4983543A (en) * 1988-09-07 1991-01-08 Fujitsu Limited Method of manufacturing a semiconductor integrated circuit having an interconnection wire embedded in a protective layer covering the semiconductor integrated circuit
EP0362571A3 (en) * 1988-10-07 1990-11-28 International Business Machines Corporation Method for forming semiconductor components
US4888087A (en) * 1988-12-13 1989-12-19 The Board Of Trustees Of The Leland Stanford Junior University Planarized multilevel interconnection for integrated circuits
GB8907898D0 (en) * 1989-04-07 1989-05-24 Inmos Ltd Semiconductor devices and fabrication thereof
US4933303A (en) * 1989-07-25 1990-06-12 Standard Microsystems Corporation Method of making self-aligned tungsten interconnection in an integrated circuit
KR920010129B1 (ko) * 1989-11-30 1992-11-16 현대전자산업 주식회사 콘택홀의 패턴형성방법
JP2892421B2 (ja) * 1990-02-27 1999-05-17 沖電気工業株式会社 半導体素子の製造方法
US5290727A (en) * 1990-03-05 1994-03-01 Vlsi Technology, Inc. Method for suppressing charge loss in EEPROMs/EPROMS and instabilities in SRAM load resistors
US5141897A (en) * 1990-03-23 1992-08-25 At&T Bell Laboratories Method of making integrated circuit interconnection
JP2809826B2 (ja) * 1990-06-29 1998-10-15 三菱電機株式会社 半導体装置の製造方法
GB9015820D0 (en) * 1990-07-18 1990-09-05 Raychem Ltd Processing microchips
US5219787A (en) * 1990-07-23 1993-06-15 Microelectronics And Computer Technology Corporation Trenching techniques for forming channels, vias and components in substrates
US5213999A (en) * 1990-09-04 1993-05-25 Delco Electronics Corporation Method of metal filled trench buried contacts
US5055426A (en) * 1990-09-10 1991-10-08 Micron Technology, Inc. Method for forming a multilevel interconnect structure on a semiconductor wafer
US5208170A (en) * 1991-09-18 1993-05-04 International Business Machines Corporation Method for fabricating bipolar and CMOS devices in integrated circuits using contact metallization for local interconnect and via landing
JP3074841B2 (ja) * 1991-09-27 2000-08-07 日本電気株式会社 半導体装置の製造方法
KR950012918B1 (ko) * 1991-10-21 1995-10-23 현대전자산업주식회사 선택적 텅스텐 박막의 2단계 퇴적에 의한 콘택 매립방법
US5279988A (en) * 1992-03-31 1994-01-18 Irfan Saadat Process for making microcomponents integrated circuits
US5739579A (en) * 1992-06-29 1998-04-14 Intel Corporation Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections
US5612254A (en) * 1992-06-29 1997-03-18 Intel Corporation Methods of forming an interconnect on a semiconductor substrate
KR940010197A (ko) * 1992-10-13 1994-05-24 김광호 반도체 장치의 제조방법
JP3297220B2 (ja) * 1993-10-29 2002-07-02 株式会社東芝 半導体装置の製造方法および半導体装置
US5366911A (en) * 1994-05-11 1994-11-22 United Microelectronics Corporation VLSI process with global planarization
US5635423A (en) * 1994-10-11 1997-06-03 Advanced Micro Devices, Inc. Simplified dual damascene process for multi-level metallization and interconnection structure
US6191484B1 (en) * 1995-07-28 2001-02-20 Stmicroelectronics, Inc. Method of forming planarized multilevel metallization in an integrated circuit
US5950099A (en) * 1996-04-09 1999-09-07 Kabushiki Kaisha Toshiba Method of forming an interconnect
TW305069B (en) * 1996-05-06 1997-05-11 United Microelectronics Corp The IC pad structure and its manufacturing method
US5698466A (en) * 1996-12-16 1997-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. Tungsten tunnel-free process
US5981374A (en) * 1997-04-29 1999-11-09 International Business Machines Corporation Sub-half-micron multi-level interconnection structure and process thereof
US5874328A (en) * 1997-06-30 1999-02-23 Advanced Micro Devices, Inc. Reverse CMOS method for dual isolation semiconductor device
TW368741B (en) * 1998-02-26 1999-09-01 United Microelectronics Corp Manufacturing method for dual damascene
KR100506943B1 (ko) * 2003-09-09 2005-08-05 삼성전자주식회사 식각정지막으로 연결홀의 저측면에 경사를 갖는 반도체소자의 제조 방법들
KR100649012B1 (ko) * 2004-12-30 2006-11-27 동부일렉트로닉스 주식회사 색재현성 향상을 위한 씨모스 이미지 센서 및 그 제조방법
US10727122B2 (en) 2014-12-08 2020-07-28 International Business Machines Corporation Self-aligned via interconnect structures

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BR8104228A (pt) * 1980-07-02 1982-03-23 Nat Savings & Finance Corp Pty Aparelho para estampar caracteres em uma peca a trabalhar
JPS6022340A (ja) * 1983-07-18 1985-02-04 Toshiba Corp 半導体装置の製造方法
JPS60115245A (ja) * 1983-11-28 1985-06-21 Toshiba Corp 半導体装置の製造方法
JPS60130825A (ja) * 1983-12-19 1985-07-12 Toshiba Corp 半導体装置の製造方法
US4789648A (en) * 1985-10-28 1988-12-06 International Business Machines Corporation Method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive lines simultaneously with stud vias
US4707218A (en) * 1986-10-28 1987-11-17 International Business Machines Corporation Lithographic image size reduction

Also Published As

Publication number Publication date
GB2211023A (en) 1989-06-21
GB2211023B (en) 1990-09-12
CA1282873C (en) 1991-04-09
JPH0572098B2 (2) 1993-10-08
US4764484A (en) 1988-08-16
GB8822366D0 (en) 1988-10-26

Similar Documents

Publication Publication Date Title
JPH02168624A (ja) 半導体ウエーハ上の自己整合型共形メタライゼーション製造方法
US4948755A (en) Method of manufacturing self-aligned conformal metallization of semiconductor wafer by selective metal deposition
US6090700A (en) Metallization method for forming interconnects in an integrated circuit
USRE37865E1 (en) Semiconductor electrical interconnection methods
US7166922B1 (en) Continuous metal interconnects
US5055426A (en) Method for forming a multilevel interconnect structure on a semiconductor wafer
US6384481B1 (en) Single step electroplating process for interconnect via fill and metal line patterning
US6180509B1 (en) Method for forming planarized multilevel metallization in an integrated circuit
KR100215847B1 (ko) 반도체 장치의 금속 배선 및 그의 형성 방법
EP0534631B1 (en) Method of forming vias structure obtained
JPH0360055A (ja) 集積回路の製造方法
US5208170A (en) Method for fabricating bipolar and CMOS devices in integrated circuits using contact metallization for local interconnect and via landing
US5109267A (en) Method for producing an integrated circuit structure with a dense multilayer metallization pattern
JPH0214552A (ja) 半導体装置内の下方レベルの金属に接触するように少なくとも１つの付加的なレベルの金属相互接続を形成するための方法
KR0180287B1 (ko) 반도체장치의 배선구조 및 그의 제조방법
CN211350636U (zh) 半导体器件
CN111211095B (zh) 导电互连线的制造方法
JP3534589B2 (ja) 多層配線装置及びその製造方法
US20030060037A1 (en) Method of manufacturing trench conductor line
US6563221B1 (en) Connection structures for integrated circuits and processes for their formation
KR100457404B1 (ko) 단일비아에칭및이중충전프로세스로형성된집적회로의다중레벨배선구조
KR100302875B1 (ko) 반도체소자의금속플러그형성방법
KR100260522B1 (ko) 반도체소자의콘택홀매립방법
KR100190074B1 (ko) 금속배선층 구조 및 그 형성방법
KR100194687B1 (ko) 금속 배선 공정

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees