JPH02177239A - Flat CRT - Google Patents

Flat CRT

Info

Publication number
JPH02177239A
JPH02177239A JP63334494A JP33449488A JPH02177239A JP H02177239 A JPH02177239 A JP H02177239A JP 63334494 A JP63334494 A JP 63334494A JP 33449488 A JP33449488 A JP 33449488A JP H02177239 A JPH02177239 A JP H02177239A
Authority
JP
Japan
Prior art keywords
plate
electrode plate
spacer
spacer electrode
flat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63334494A
Other languages
Japanese (ja)
Inventor
Masanori Watanabe
正則 渡辺
Hiroyuki Kado
博行 加道
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP63334494A priority Critical patent/JPH02177239A/en
Publication of JPH02177239A publication Critical patent/JPH02177239A/en
Pending legal-status Critical Current

Links

Landscapes

  • Cathode-Ray Tubes And Fluorescent Screens For Display (AREA)

Abstract

PURPOSE:To improve a withstand voltage of a flat CRT by disposing a spacer electrode plate which is provided with through holes corresponding to an electron beam and an insulating protrusion on at least a surface of the electrode plate between a rear plate and a face plate as sandwiched therebetween. CONSTITUTION:A through hole 2 corresponding to a picture element is provided on a metal plate 1 and also an insulating protrusion 3 on both surfaces of the metal plate 1. The through hole 2 is provided on the metal plate 1 which is an alloy plate of Ni of 42%, Cr of 6N and Fe of 52% by photo-etching. The insulating protrusion 3 is formed by printing a crystallized flit glass with a low melting point to be formed with thickness of 200mum by screen printing and baking it for 30 minutes at 450 deg.C. On a surface of a spacer electrode plate 1 thus formed, a rear plate 4 in which a surface electron source 5 is formed on a glass plate 4 is provided. While, a face plate 6 on which ZnO: Zn fluorescent material 7 is applied is provided on the other surface of the spacer electrode plate 1. The periphery of the spacer electrode plate 1 is sealed with a flit glass to exhaust air therefrom. Therefore, a withstand voltage is extremely improved. Furthermore, stray electrons are shielded to converge an electron beam so as to make the beam be incident to the fluorescent material 7 for eliminating crosstalk and displaying an image with better colour purity.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は面電子源を用いた平板型CRTのスペーサに関
するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a spacer for a flat CRT using a surface electron source.

従来の技術 面電子源を用いた平板型CRTは管内を高真空にするた
め、ガラス容器の背面板とフェースブレ−ト間に大気圧
が加わり、これに耐え得る構造とする必要がある。画面
サイズカ月Oインチ程度以下の比較的小型の平板型CR
Tにおいては、ガラス容器の肉厚を大きくする、例えば
画面サイズ10インチの場合、ガラス容器の厚さを10
〜I 2mmにすることによって大気圧に耐えるように
している。しかし、更に画面サイズの大きい平板型CR
Tにおいては、管内にスペーサまたは支持板を挿入した
自己支持型の平板CRTが報告されている。例えば、特
開昭58−48559号公報には、電子ビームを制御す
るX−Yマトリックス電極と高電圧を印加するフェース
プレート間に棒状のスペーサを挿入する技術が開示され
ており、またルシトロン社が開発したハイブリッドプラ
ズマ方式(SID’8Gダイシスト、PP410−41
3)では各画素に対応して孔を開けた格子状の絶縁体ス
ペーサが使用されている。
A flat plate type CRT using a conventional electron source has a high vacuum inside the tube, so atmospheric pressure is applied between the back plate of the glass container and the face plate, and the structure must be able to withstand this. Relatively small flat type CR with a screen size of about 0 inches or less
In T, the thickness of the glass container is increased.For example, in the case of a screen size of 10 inches, the thickness of the glass container is increased by 10 inches.
~I 2mm to withstand atmospheric pressure. However, flat-type CR with a larger screen size
In T, a self-supporting flat plate CRT in which a spacer or a support plate is inserted into the tube has been reported. For example, Japanese Patent Application Laid-Open No. 58-48559 discloses a technique in which a rod-shaped spacer is inserted between an X-Y matrix electrode that controls an electron beam and a face plate that applies a high voltage. The developed hybrid plasma method (SID'8G dicist, PP410-41
In 3), a lattice-shaped insulating spacer with holes corresponding to each pixel is used.

発明が解決しようとする課題 電子ビーム制御電極とフェースプレート間に挿入するス
ペーサに要求される主要な条件は(1)高電圧に耐える
こと、(2)画質に影響しないこと、(3)大気圧に耐
える構造であることである。画像表示装置として十分な
輝度を得るには電子ビームをできるだけ高い電圧で加速
する必要がある。しかし、従来のスペーサでは耐電圧に
限界があり、4Kv以上の加速電圧を印加しようとする
と、電極間で放電が発生し、実用的には2〜3KVが限
界である。
Problems to be Solved by the Invention The main conditions required for the spacer inserted between the electron beam control electrode and the face plate are (1) withstand high voltage, (2) not affect image quality, and (3) atmospheric pressure. The structure must be able to withstand In order to obtain sufficient brightness for an image display device, it is necessary to accelerate the electron beam at the highest possible voltage. However, conventional spacers have a limited withstand voltage, and if an acceleration voltage of 4 KV or more is applied, discharge occurs between the electrodes, and the practical limit is 2 to 3 KV.

真空中における電極間の耐電圧、特にスペーサの表面で
発生する沿面放電による耐電圧が低いことが問題である
。スペーサの耐電圧Vsはスペーサの厚さをd、比例定
数をムとする時、次の実験式が成り立つことが知られて
いる。
The problem is that the withstand voltage between the electrodes in vacuum, especially the withstand voltage due to creeping discharge generated on the surface of the spacer, is low. It is known that the withstand voltage Vs of the spacer is determined by the following experimental formula, where d is the thickness of the spacer and m is the proportionality constant.

V s = A d ””−(+) すなわち、スペーサの耐電圧Vsはスペーサの厚さdに
比例せず d I t Qに比例する。従って、耐電圧
Vsを2倍にしようとすると、スペーサの厚さを4倍に
する必要がある。スペーサの厚さを大きくすると、加工
が困難になり、製造コストが大きくなるだけでなく、加
工精度が低下して画質を低下させるなどの問題点があっ
た。
V s = A d ""-(+) That is, the withstand voltage Vs of the spacer is not proportional to the thickness d of the spacer but is proportional to d I t Q. Therefore, in order to double the withstand voltage Vs, it is necessary to quadruple the thickness of the spacer. Increasing the thickness of the spacer not only makes processing difficult and increases manufacturing costs, but also causes problems such as lower processing accuracy and lower image quality.

課題を解決するための手段 X−Yマトリックス電極の各交点に対応して電子源を配
列した面電子源と、蛍光体を塗布したフェースプレート
間に、前記電子源に対応した貫通孔を有する電極板の少
なくとも一方の面に絶縁体の凸状部を設けたスペーサ電
極板を挿入する。
Means for Solving the Problems A planar electron source in which electron sources are arranged corresponding to each intersection of an X-Y matrix electrode, and an electrode having through holes corresponding to the electron sources between the face plate coated with a phosphor. A spacer electrode plate having a convex portion of an insulator on at least one surface of the plate is inserted.

スペーサとなる電極板にはフェースプレートに印加する
電圧を分割し、印加する。更に、高い電圧をフェースプ
レートに印加する場合は前記スペーサ電極板を複数枚重
畳する。
The voltage applied to the face plate is divided and applied to the electrode plate serving as a spacer. Furthermore, when applying a high voltage to the face plate, a plurality of the spacer electrode plates are superimposed.

作用 スペーサの耐電圧Vsとスペーサの厚さdとの間には式
(1)で示す関係がある。スペーサの厚さを2分割、3
分割−◆争番n分割し、各分割スペーサ間に電極板を挿
入し、フェースプレートに印加する電圧を分割して各電
極板に順次印加するき、n分割したときの耐電圧Vsは V s :=A (n * d ) ”2−−−−(2
)となる。
There is a relationship shown by equation (1) between the working spacer's withstand voltage Vs and the spacer's thickness d. Divide the thickness of the spacer into 2, 3
Division - ◆ When dividing the face plate into n parts, inserting an electrode plate between each divided spacer, and dividing the voltage applied to the face plate and sequentially applying it to each electrode plate, the withstand voltage Vs when divided into n parts is V s :=A (n * d) ”2-----(2
).

最も単純な場合n=2すなわちスペーサ厚を2分割し、
その間に電極板1枚を挿入し、加速電圧を2分割して印
加すると、1.4倍の耐電圧を得ることができる。また
、他の作用として、面電子源から取り出した電子ビーム
は一般に発散して隣接する画素に対応する蛍光体に入射
し、いわゆるクロストークを起こして画質を劣化させる
が、本発明のように各li!ji′J!:に対応した貫
通孔を存する電極板を挿入すると、迷走電子をしゃ断す
るだけでなく、スペーサ用電極板とフェースプレート間
の印加電圧によって電子ビームを集束するレンズ作用が
生じ、電子ビームは蛍光体面に集束されて入射する。
In the simplest case, n=2, that is, divide the spacer thickness into two,
If one electrode plate is inserted between them and the accelerating voltage is divided into two and applied, a withstand voltage 1.4 times higher can be obtained. In addition, as another effect, the electron beam extracted from the surface electron source generally diverges and enters the phosphor corresponding to the adjacent pixel, causing so-called crosstalk and deteriorating the image quality. li! ji′J! : When an electrode plate with a through hole corresponding to the spacer is inserted, it not only blocks stray electrons, but also creates a lens effect that focuses the electron beam by the voltage applied between the spacer electrode plate and the face plate, and the electron beam is focused on the phosphor surface. It is focused and incident.

特に、カラー蛍光体ストライプを配列して、カラー表示
する場合にはクロストークによる色純度の低下がなく、
極めて効果的である。
In particular, when color display is performed by arranging color phosphor stripes, there is no reduction in color purity due to crosstalk.
Extremely effective.

実施例 実施例1 第1図に本発明によるスペーサ電極板の一実施例を示す
。金属板1に画素に対応した貫通孔2を設け、電極板1
の両面に絶縁体凸状部3を設けている。金属板1は厚さ
100μ重の42−6合金にッケル42%、クロム6%
、鉄52%の合金)板にホトエッチング技術によって、
貫通孔2を設けたものである。絶縁体凸状部3は結晶性
低融点フリットガラスをスクリーン印刷し、両面に厚さ
200μ脛形成した後、450’C,30分間焼成して
形成した。
Embodiments Embodiment 1 FIG. 1 shows an embodiment of a spacer electrode plate according to the present invention. Through holes 2 corresponding to pixels are provided in the metal plate 1, and the electrode plate 1
An insulator convex portion 3 is provided on both sides of the insulator. Metal plate 1 is made of 42-6 alloy with a thickness of 100μ, 42% nickel and 6% chromium.
, 52% iron alloy) plate by photo-etching technology.
A through hole 2 is provided. The insulator convex portion 3 was formed by screen printing crystalline low melting point frit glass, forming a thickness of 200 μm on both sides, and then firing at 450°C for 30 minutes.

この様にして形成したスペーサ電極板を用いた平板型C
RTの断面の一部を第2図に示す。ガラス板4の表面に
面電子源5を形成した背面板4とZnO: Zn蛍光体
7を塗布したフェースプレート6の間に、前記スペーサ
電極板をサンドイッチ状に挿入し、周囲を低融点フリッ
トガラスで封若し、真空uト気して構成した。
Flat plate type C using the spacer electrode plate formed in this way
A part of the cross section of RT is shown in FIG. The spacer electrode plate is inserted in a sandwich-like manner between the back plate 4 having surface electron sources 5 formed on the surface of the glass plate 4 and the face plate 6 coated with ZnO: Zn phosphor 7, and surrounded by low melting point frit glass. The container was sealed and then evacuated under vacuum.

この様に構成した平板CRTの面電子源5と蛍光体(陽
性)開に電圧Vを印加し、その1/2の電圧V/2をス
ペーサ電極板1に印加すると、厚さ400μ腸の単層の
スペーサを用いた場合、耐電圧が約4kVであったもの
が約1.5倍の6kVまで印加することができた。
When a voltage V is applied between the surface electron source 5 and the phosphor (positive) of the flat CRT constructed in this way, and 1/2 of the voltage V/2 is applied to the spacer electrode plate 1, a single cell with a thickness of 400 μm is obtained. When a layer spacer was used, it was possible to apply a withstand voltage of about 1.5 times up to 6 kV, which was about 4 kV.

実施例2 第1図に示すスペーサ電極板を2枚重畳した実施例を第
3図に示す。スペーサ電極板8および9は所定の位置に
貫通孔を設け、厚さ200μmの低融点フリットガラス
をスクリーン印刷し、焼成して形成したものである。従
って、面電子源5と第1のスペーサ電極板8の間隔は2
00μ国、第1のスペーサ電極板と第2のスペーサ電極
板9の間隔は400μm1  および第2のスペーサ電
極板9と蛍光体7の間隔は200μmとした。この様に
構成すると面電子源5とスペーサ電極板8間に3 kV
、  スペーサ電極板8と9間に4 kV、  更にス
ペーサ電極板9と蛍光体間に3tv印加することができ
、全体でl0kYの高電圧を印加することができた。こ
の耐電圧は従来の絶縁体のみの厚さ800μ塵のスペー
サの耐電圧5〜61rVの約2倍である。
Example 2 FIG. 3 shows an example in which two spacer electrode plates shown in FIG. 1 are superimposed. The spacer electrode plates 8 and 9 have through holes at predetermined positions, and are formed by screen printing and firing a 200 μm thick low melting point frit glass. Therefore, the distance between the surface electron source 5 and the first spacer electrode plate 8 is 2
In country 00μ, the distance between the first spacer electrode plate 9 and the second spacer electrode plate 9 was 400 μm1, and the distance between the second spacer electrode plate 9 and the phosphor 7 was 200 μm. With this configuration, 3 kV is applied between the surface electron source 5 and the spacer electrode plate 8.
, 4 kV could be applied between the spacer electrode plates 8 and 9, and 3 tv could be applied between the spacer electrode plate 9 and the phosphor, making it possible to apply a high voltage of 10 kY in total. This withstand voltage is about twice the withstand voltage of 5 to 61 rV of a conventional spacer with a thickness of 800 microns made of only an insulator.

また、第3図に示す実施例において、面電子源とスペー
サ電極板8間に1〜1 、5 k’/、  スペーサ電
極板8と9間に4 kV、更にスペーサ電極9と蛍光体
間に1.5〜2 kVl  全体で6.5〜7.5kY
印加した。このように面電子源とスペーサ電極板間の電
界強度(50kv/c■)よりスペーサ電極板8と9間
の電界強度(100kV/cm)を大きくすると、スペ
ーサ電極板8の貫通孔近傍に強い集束レンズが発生し、
電子ビームは蛍光体面に集束されて入射し、クロストー
クを著るしく改善することができた。更に、この様な電
圧印加によって、電界放出型冷陰極に加わる電子ビーム
を加速するための電界の影響を小さくすることができ、
冷陰極の誤動作(信号電圧を印加した冷陰極以外の冷陰
極からの電子放出)を防止することに極めて有効である
In the embodiment shown in FIG. 3, a voltage of 1 to 1,5 kV is applied between the surface electron source and the spacer electrode plate 8, a voltage of 4 kV is applied between the spacer electrode plates 8 and 9, and a voltage of 4 kV is applied between the spacer electrode 9 and the phosphor. 1.5-2 kVl Total 6.5-7.5kY
applied. In this way, if the electric field strength between the spacer electrode plates 8 and 9 (100 kV/cm) is made larger than the electric field strength between the surface electron source and the spacer electrode plate (50 kV/c), a strong A focusing lens occurs,
The electron beam was focused onto the phosphor surface, and crosstalk was significantly improved. Furthermore, by applying such a voltage, the influence of the electric field for accelerating the electron beam applied to the field emission cold cathode can be reduced,
This is extremely effective in preventing cold cathode malfunctions (electron emission from cold cathodes other than the cold cathode to which a signal voltage is applied).

本実施例ではスペーサ用金属板として42−6合金板を
使用した。これは絶縁体凸状部を形成する低融点フリッ
トガラスの熱膨張係数および背面ガラス板、フェースプ
レートガラス板の熱膨張係数と一致させるためであるが
、これらの熱膨張係数に近いものであればスペーサ用金
属板は42−6合金に限定されるものではない。
In this example, a 42-6 alloy plate was used as the spacer metal plate. This is to match the thermal expansion coefficient of the low melting point frit glass that forms the insulator convex portion and the thermal expansion coefficient of the back glass plate and face plate glass plate, but if the thermal expansion coefficient is close to these The spacer metal plate is not limited to 42-6 alloy.

絶縁体凸状部を形成する低融点フリットガラスは、−度
焼成すると軟化点が高くなる結晶性のものを使用するこ
とが望ましいが、ガラス容器を封着する工程で溶融また
は軟化しない低融点フリットガラスであれば使用するこ
とができる。
The low melting point frit glass that forms the insulator convex part is preferably a crystalline glass that has a high softening point when fired, but it is preferable to use a low melting point frit glass that does not melt or soften during the process of sealing the glass container. Any glass can be used.

また、本実施例では絶縁体凸状部を比較的密に配設した
ものを示したが、突起部3はガラス容に加わる大気圧に
耐え得るものであれば良く、例えば面積200μ5X2
00μ■凸状部であれば2cm四方に1個の割合で配設
しても十分である。
Further, in this embodiment, the insulator convex portions are arranged relatively densely, but the protrusions 3 may be of any type as long as they can withstand the atmospheric pressure applied to the glass container, and for example, have an area of 200μ5×2
If the convex portion is 00μ■, it is sufficient to arrange it at a ratio of one per 2 cm square.

凸状部3は画質に影響しないように画素と画素の間に設
けるが、製造工程において発生する組立誤差、若干の位
置ずれ等によって画質が低下する。
Although the convex portion 3 is provided between pixels so as not to affect the image quality, the image quality deteriorates due to assembly errors, slight positional deviations, etc. that occur during the manufacturing process.

このような画質低下を最小限にするには、カラー平板C
RTの場合、凸状部3が視感度の低い青色蛍光体ストラ
イプ状の画素間に位置するように構成することが望まし
い。
To minimize such image quality deterioration, color flat plate C
In the case of RT, it is desirable to configure the convex portion 3 to be located between blue phosphor striped pixels with low visibility.

また、突起部3が規則的に配列されていると、凸状部の
影響がわずかでも出た場合、一つのパターンとして認職
され易く目につき易い。こうした、画質低下を改善する
には青色蛍光体ストライプの画素間に凸状部を合わせる
と同時に不規則に凸状部を配設すると最も効果的である
。更に、画面サイズが大きい場合はカラー蛍光体ストラ
イプの長手方向に沿ってスペーサ電極板を複数個に分割
して配置すると、背面およびフェースプレートとスペー
サ電極板との熱膨張係数の差による位置ずれを防止する
ことが出来る。この場合、カラー蛍光体ス1ライプの長
手方向の位置ずれは防止できないが、隣接する他の色の
蛍光体との混色は起こらず、色純度の良い画像が得られ
る特長がある。
Moreover, if the protrusions 3 are arranged regularly, even if the influence of the protrusions is slight, it will be easily recognized as one pattern and will be easily noticed. In order to improve such image quality deterioration, it is most effective to align the convex portions between the pixels of the blue phosphor stripe and at the same time arrange the convex portions irregularly. Furthermore, if the screen size is large, dividing the spacer electrode plate into multiple parts along the longitudinal direction of the color phosphor stripes will prevent misalignment due to the difference in thermal expansion coefficient between the back and face plates and the spacer electrode plate. It can be prevented. In this case, it is not possible to prevent the color phosphor stripe from being misaligned in the longitudinal direction, but color mixing with adjacent phosphors of other colors does not occur, and an image with good color purity can be obtained.

発明の効果 本発明によれば、面電子源に対応した貫通孔を有する電
極板の少なくとも一方の面に絶縁体の凸状部を設けたス
ペーサ電極板を少なくとも1枚、背面板とフェースプレ
ート間にサンドイッチ状に挿入することによって、耐電
圧を著しく向上することができる。また、迷走電子をし
ゃへいし、電子ビームを集束して蛍光体に入射させるこ
とができるため、クロストークが発生せず、色純度の良
い画像を表示することができる。
Effects of the Invention According to the present invention, at least one spacer electrode plate having a convex portion of an insulator on at least one surface of the electrode plate having a through hole corresponding to a surface electron source is provided between the back plate and the face plate. By inserting it in a sandwich-like manner, the withstand voltage can be significantly improved. Furthermore, since stray electrons can be blocked and the electron beam can be focused and made incident on the phosphor, crosstalk does not occur and an image with good color purity can be displayed.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例における平板型CRTに用い
るスペーサ電極板の斜視図、第2図は同実施例における
平板型CRTの要部の断面図、第3図は本発明の他の実
施例の断面図である。 1・・・・スペーサ電極基板、2・・・・貫通孔、3・
・・・絶縁体凸状部。
FIG. 1 is a perspective view of a spacer electrode plate used in a flat CRT according to an embodiment of the present invention, FIG. 2 is a cross-sectional view of a main part of a flat CRT according to the same embodiment, and FIG. It is a sectional view of an example. 1...Spacer electrode substrate, 2...Through hole, 3...
...Insulator convex part.

Claims (7)

【特許請求の範囲】[Claims] (1)X−Yマトリックス電極の各交点に対応して電子
源を配列した二次元電子源(以下面電子源と云う)を有
する背面板と、蛍光体を塗布したフェースプレートを対
向して構成した平板型CRTにおいて、前記電子源に対
応した貫通孔を有する電極板の少なくとも一方の面に絶
縁体の凸状部を設けたスペーサ電極板を、前記背面板と
フェースプレート間にサンドイッチ状に挿入したことを
特徴とする平板型CRT。
(1) A back plate with a two-dimensional electron source (hereinafter referred to as a surface electron source) in which electron sources are arranged corresponding to each intersection of the X-Y matrix electrodes, and a face plate coated with phosphor face each other. In the flat plate CRT, a spacer electrode plate having a convex portion of an insulator on at least one surface of an electrode plate having a through hole corresponding to the electron source is inserted in a sandwich shape between the back plate and the face plate. A flat plate CRT characterized by:
(2)スペーサ電極板を複数枚重畳して構成したことを
特徴とする請求項1に記載の平板型CRT。
(2) The flat CRT according to claim 1, characterized in that it is constructed by stacking a plurality of spacer electrode plates.
(3)スペーサ電極板がカラー蛍光体ストライプの長手
方向に沿って複数個に分割されていることを特徴とする
請求項1に記載の平板型CRT。
(3) The flat CRT according to claim 1, wherein the spacer electrode plate is divided into a plurality of pieces along the longitudinal direction of the color phosphor stripes.
(4)スペーサ電極板に設けた絶縁体の凸状部が青色蛍
光体ストライプに対応する位置に設けられていることを
特徴とする請求項1に記載の平板型CRT。
(4) The flat CRT according to claim 1, wherein the convex portion of the insulator provided on the spacer electrode plate is provided at a position corresponding to the blue phosphor stripe.
(5)スペーサ電極板に設けた絶縁体の凸状部が不規則
に設けられていることを特徴とする請求項1に記載の平
板型CRT。
(5) The flat CRT according to claim 1, wherein the convex portions of the insulator provided on the spacer electrode plate are provided irregularly.
(6)スペーサ電極板に電子源と蛍光体間に印加する電
圧を分割した電圧を印加することを特徴とする請求項1
に記載の平板型CRT。
(6) Claim 1 characterized in that a voltage obtained by dividing the voltage applied between the electron source and the phosphor is applied to the spacer electrode plate.
The flat type CRT described in .
(7)面電子源と第1のスペーサ電極板間の電界強度が
第1のスペーサ電極板と蛍光体面(陽極)間の電界強度
より小さいことを特徴とする請求項6に記載の平板型C
RT。
(7) The flat plate type C according to claim 6, wherein the electric field intensity between the surface electron source and the first spacer electrode plate is smaller than the electric field intensity between the first spacer electrode plate and the phosphor surface (anode).
RT.
JP63334494A 1988-12-28 1988-12-28 Flat CRT Pending JPH02177239A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63334494A JPH02177239A (en) 1988-12-28 1988-12-28 Flat CRT

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63334494A JPH02177239A (en) 1988-12-28 1988-12-28 Flat CRT

Publications (1)

Publication Number Publication Date
JPH02177239A true JPH02177239A (en) 1990-07-10

Family

ID=18278029

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63334494A Pending JPH02177239A (en) 1988-12-28 1988-12-28 Flat CRT

Country Status (1)

Country Link
JP (1) JPH02177239A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04242347A (en) * 1991-01-16 1992-08-31 Matsushita Electric Ind Co Ltd Information transfer controller
US5313773A (en) * 1992-06-24 1994-05-24 A. B. Carter, Inc. Coatings for spinning applications and rings and travelers coated therewith
JP2001076652A (en) * 1999-08-23 2001-03-23 Samsung Sdi Co Ltd Flat panel display device and method of manufacturing the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5667154A (en) * 1979-11-06 1981-06-06 Toshiba Corp Flat plate type display unit
JPS62154437A (en) * 1985-12-26 1987-07-09 Matsushita Electric Ind Co Ltd image display device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5667154A (en) * 1979-11-06 1981-06-06 Toshiba Corp Flat plate type display unit
JPS62154437A (en) * 1985-12-26 1987-07-09 Matsushita Electric Ind Co Ltd image display device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04242347A (en) * 1991-01-16 1992-08-31 Matsushita Electric Ind Co Ltd Information transfer controller
US5313773A (en) * 1992-06-24 1994-05-24 A. B. Carter, Inc. Coatings for spinning applications and rings and travelers coated therewith
JP2001076652A (en) * 1999-08-23 2001-03-23 Samsung Sdi Co Ltd Flat panel display device and method of manufacturing the same

Similar Documents

Publication Publication Date Title
JPH0246636A (en) Image display device and its manufacture
US7282851B2 (en) Display device
GB2399217A (en) Flat panel display device
KR100733854B1 (en) Light emitting screen structure and image forming apparatus
US7129630B2 (en) Display device
JPH02177239A (en) Flat CRT
US20080180019A1 (en) Image display device
JPS5827616B2 (en) image display device
US7923913B2 (en) Image display apparatus
US20040021624A1 (en) Display device
US20040251813A1 (en) Emissive flat panel display device
US7400083B2 (en) Flat panel display device including electron beam sources and control electrodes
JP2752137B2 (en) Flat display
JP2000200568A (en) Flat panel display
JP3082290B2 (en) Flat panel display
JP2890571B2 (en) Flat panel display
JP2890572B2 (en) Flat panel display
KR20020011759A (en) Field emission display having an united spacer assembly for high voltage screen and manufacturing method thereof
JP2006236733A (en) Image forming apparatus and manufacturing method thereof
JP3125609B2 (en) Flat panel image display
JPH04334844A (en) Method and device for manufacture of light emitting element
JPS5991642A (en) Flat cathode ray tube
US20060220522A1 (en) Image display device
JPH01235149A (en) Display tube for light source
EP1737013A1 (en) Electron emission device