JPH021931U - - Google Patents
Info
- Publication number
- JPH021931U JPH021931U JP8034088U JP8034088U JPH021931U JP H021931 U JPH021931 U JP H021931U JP 8034088 U JP8034088 U JP 8034088U JP 8034088 U JP8034088 U JP 8034088U JP H021931 U JPH021931 U JP H021931U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- monostable multivibrator
- transmission line
- gate circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000008054 signal transmission Effects 0.000 claims 2
- 230000005540 biological transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Analogue/Digital Conversion (AREA)
Description
第１図は本考案の原理構成を示す図、第２図は
本考案の実施例の構成を示すブロツク図、第３図
は第２図の動作波形図である。
１……デイジタル信号の信号源、２……信号源
１の次段となるＤ／Ａ変換器、３……信号出力端
子、４……ゲート回路、５……リトリガ可能な単
安定マルチバイブレータ。
FIG. 1 is a diagram showing the principle configuration of the present invention, FIG. 2 is a block diagram showing the configuration of an embodiment of the present invention, and FIG. 3 is an operation waveform diagram of FIG. 2. 1... Signal source of digital signal, 2... D/A converter which is the next stage of signal source 1, 3... Signal output terminal, 4... Gate circuit, 5... Retriggerable monostable multivibrator.
Claims (1)
換するＤ／Ａ変換器２を介して出力信号端子３に
出力する信号伝送路において、 該伝送路の信号処理最終段と信号出力端子３間
にゲート回路４を具備し、 リトリガ可能な単安定マルチバイブレータ５を
前記デイジタル信号源１の次段２と並列に接続し
、 前記単安定マルチバイブレータ５出力により前
記ゲート回路４のゲート動作を制御させることを
特徴とする信号伝送路。[Claims for Utility Model Registration] In a signal transmission line that outputs the output of a digital signal source 1 to an output signal terminal 3 via a D/A converter 2 that converts it into an analog signal, the signal processing final stage of the transmission line A gate circuit 4 is provided between the signal output terminals 3, a retriggerable monostable multivibrator 5 is connected in parallel with the next stage 2 of the digital signal source 1, and the gate circuit 4 is controlled by the output of the monostable multivibrator 5. A signal transmission path characterized by controlling gate operation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8034088U JPH021931U (en) | 1988-06-17 | 1988-06-17 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8034088U JPH021931U (en) | 1988-06-17 | 1988-06-17 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH021931U true JPH021931U (en) | 1990-01-09 |
Family
ID=31305169
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8034088U Pending JPH021931U (en) | 1988-06-17 | 1988-06-17 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH021931U (en) |
-
1988
- 1988-06-17 JP JP8034088U patent/JPH021931U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH021931U (en) | ||
| JPS61107236U (en) | ||
| JPS60136548U (en) | A/D converter | |
| JPS6421405U (en) | ||
| JPS6335138U (en) | ||
| JPS63196123U (en) | ||
| JPS61174001U (en) | ||
| JPS643319U (en) | ||
| JPS63196530U (en) | ||
| JPS63140712U (en) | ||
| JPS6034653U (en) | Central processing unit input/output port circuit | |
| JPH021927U (en) | ||
| JPS62112244U (en) | ||
| JPS6222765U (en) | ||
| JPS6343204U (en) | ||
| JPS63182098U (en) | ||
| JPS6251412U (en) | ||
| JPS6451329U (en) | ||
| JPS60134329U (en) | aperture circuit | |
| JPS63400U (en) | ||
| JPH0336290U (en) | ||
| JPS63143000U (en) | ||
| JPS5854132U (en) | hysteresis circuit | |
| JPH02142900U (en) | ||
| JPS58168897U (en) | Electric motor control device |