JPH0224629U - - Google Patents

Info

Publication number
JPH0224629U
JPH0224629U JP10209888U JP10209888U JPH0224629U JP H0224629 U JPH0224629 U JP H0224629U JP 10209888 U JP10209888 U JP 10209888U JP 10209888 U JP10209888 U JP 10209888U JP H0224629 U JPH0224629 U JP H0224629U
Authority
JP
Japan
Prior art keywords
frequency
deviation
control data
receiving
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10209888U
Other languages
Japanese (ja)
Other versions
JPH0619218Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988102098U priority Critical patent/JPH0619218Y2/en
Publication of JPH0224629U publication Critical patent/JPH0224629U/ja
Application granted granted Critical
Publication of JPH0619218Y2 publication Critical patent/JPH0619218Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの考案の一実施例に係るFM受信機
のブロツク図、第2図は第1図中のデイスクリミ
ネータの周波数偏差検出特性を示す線図、第3図
の図1は第1図中のマイクロコンピユータのRO
Mに格納された内容を示す説明図、第3図の図2
は第1図中のマイクロコンピユータのRAMに格
納された内容を示す説明図、第4図と第5図は第
1図中のマイクロコンピユータの動作を示すフロ
ーチヤート、第6図は第5図の変形例を示すフロ
ーチヤート、第7図は従来のAFC機能付FM受
信機を示すブロツク図、第8図は従来の他のAF
C装置を示すブロツク図である。 16:PLL回路、19:フロントエンド、2
2:デイスクリミネータ、38:マイクロコンピ
ユータ。
FIG. 1 is a block diagram of an FM receiver according to an embodiment of this invention, FIG. 2 is a diagram showing the frequency deviation detection characteristics of the discriminator in FIG. 1, and FIG. RO of the microcomputer in the diagram
Explanatory diagram showing the contents stored in M, Figure 2 in Figure 3
is an explanatory diagram showing the contents stored in the RAM of the microcomputer in FIG. 1, FIGS. 4 and 5 are flowcharts showing the operation of the microcomputer in FIG. A flowchart showing a modified example, FIG. 7 is a block diagram showing a conventional FM receiver with AFC function, and FIG. 8 is a block diagram showing another conventional FM receiver.
FIG. 3 is a block diagram showing the C device. 16: PLL circuit, 19: Front end, 2
2: Discriminator, 38: Microcomputer.

Claims (1)

【実用新案登録請求の範囲】 (1) 外部から入力した周波数制御データに対応
する周波数で信号の受信を行うPLL周波数シン
セサイザ式の受信手段と、この受信手段の受信周
波数を基準にした受信信号周波数の偏差を検出す
る周波数偏差検出手段と、を備えた受信機におい
て、 周波数偏差検出手段で検出した周波数偏差が0
,+,−のいずれかを判別する偏差方向判別手段
と、 周波数偏差が+(−)のとき、0になるまで受
信手段に入力される周波数制御データを、所定周
波数単位分ずつ増大(減少)させる周波数修正手
段と、 を備えたことを特徴とする受信機。 (2) 外部から入力した周波数制御データに対応
する周波数で信号の受信を行うPLL周波数シン
セサイザ式の受信手段と、この受信手段の受信周
波数を基準にした受信信号周波数の偏差を検出す
る周波数偏差検出手段と、を備えた受信機におい
て、 初めに、周波数偏差検出手段で検出した周波数
偏差分だけ受信手段に入力される周波数制御デー
タを修正する第1の周波数修正手段と、 第1の周波数修正手段が修正を行つたあと、周
波数偏差検出手段で検出された周波数偏差が0,
+,−のいずれかを判別する偏差方向判別手段と
、 この偏差方向判別手段による判別の結果、周波
数偏差がまだ+(−)のとき、0になるまで第1
の周波数修正手段で修正後の周波数制御データを
、更に、所定周波数単位分ずつ増大(減少)させ
て受信手段に入力させる第2の周波数修正手段と
、 を備えたことを特徴とする受信機。
[Claims for Utility Model Registration] (1) A PLL frequency synthesizer type receiving means for receiving signals at a frequency corresponding to frequency control data inputted from the outside, and a received signal frequency based on the receiving frequency of this receiving means. A receiver equipped with a frequency deviation detection means for detecting a deviation of
, +, or -, and when the frequency deviation is + (-), the frequency control data input to the receiving means is increased (decreased) by a predetermined frequency unit until the frequency deviation becomes 0. A receiver comprising: a frequency correction means for adjusting the frequency; (2) A PLL frequency synthesizer type receiving means that receives a signal at a frequency corresponding to frequency control data inputted from the outside, and a frequency deviation detection device that detects a deviation of the received signal frequency based on the reception frequency of this receiving means. First, a first frequency correction means corrects the frequency control data input to the reception means by the frequency deviation detected by the frequency deviation detection means; and a first frequency correction means. After the correction is made, the frequency deviation detected by the frequency deviation detection means is 0,
A deviation direction determining means for determining either + or -, and as a result of the determination by this deviation direction determining means, when the frequency deviation is still + (-), the first
A receiver comprising: second frequency correction means for increasing (decreasing) the frequency control data corrected by the frequency correction means by a predetermined frequency unit and inputting the data to the reception means.
JP1988102098U 1988-08-01 1988-08-01 Receiving machine Expired - Lifetime JPH0619218Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988102098U JPH0619218Y2 (en) 1988-08-01 1988-08-01 Receiving machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988102098U JPH0619218Y2 (en) 1988-08-01 1988-08-01 Receiving machine

Publications (2)

Publication Number Publication Date
JPH0224629U true JPH0224629U (en) 1990-02-19
JPH0619218Y2 JPH0619218Y2 (en) 1994-05-18

Family

ID=31331690

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988102098U Expired - Lifetime JPH0619218Y2 (en) 1988-08-01 1988-08-01 Receiving machine

Country Status (1)

Country Link
JP (1) JPH0619218Y2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04286220A (en) * 1991-03-14 1992-10-12 Nec Corp Satellite communication earth station equipment
JPH05259821A (en) * 1990-03-09 1993-10-08 Thomson Consumer Electron Inc Tuning system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51128214A (en) * 1975-04-30 1976-11-09 Toshiba Corp Receiver

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51128214A (en) * 1975-04-30 1976-11-09 Toshiba Corp Receiver

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05259821A (en) * 1990-03-09 1993-10-08 Thomson Consumer Electron Inc Tuning system
JPH04286220A (en) * 1991-03-14 1992-10-12 Nec Corp Satellite communication earth station equipment

Also Published As

Publication number Publication date
JPH0619218Y2 (en) 1994-05-18

Similar Documents

Publication Publication Date Title
JP2594141B2 (en) Digital phase detector and frequency synthesizer having the digital phase detector
EP0821489A3 (en) PLL circuit of display monitor
CA2125260A1 (en) Automatic Frequency Control Apparatus and Method Therefor
JPH0619218Y2 (en) Receiving machine
JPH028224U (en)
US6625431B1 (en) Tuner device
JPS61146037U (en)
JPH0486343U (en)
US4782532A (en) Automatic IF tangent lock control circuit
JP2817514B2 (en) Beacon receiver
JPH0638503Y2 (en) Broadcast selection control device
JP3101477B2 (en) PLL integrated circuit
JPS6017952Y2 (en) FM tuner
JPS61195128U (en)
JPH0157523B2 (en)
JPH02130123U (en)
JPH0224630U (en)
JPS6454422U (en)
JPH0683152B2 (en) Multipath detection circuit
JPH0277938U (en)
JPS59189332U (en) PLL receiver
JPS61166231A (en) Radio receiver
JPH0882661A (en) Phase detection device for VICS beacon radio receiver
JPS63133769U (en)
JPH05244212A (en) Demodulator