JPH0234057B2 - - Google Patents

Info

Publication number
JPH0234057B2
JPH0234057B2 JP58105354A JP10535483A JPH0234057B2 JP H0234057 B2 JPH0234057 B2 JP H0234057B2 JP 58105354 A JP58105354 A JP 58105354A JP 10535483 A JP10535483 A JP 10535483A JP H0234057 B2 JPH0234057 B2 JP H0234057B2
Authority
JP
Japan
Prior art keywords
update
data
management table
processing
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58105354A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59231660A (ja
Inventor
Juji Yamada
Sakae Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NTT Inc
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP58105354A priority Critical patent/JPS59231660A/ja
Publication of JPS59231660A publication Critical patent/JPS59231660A/ja
Publication of JPH0234057B2 publication Critical patent/JPH0234057B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
JP58105354A 1983-06-13 1983-06-13 更新デ−タのスケジユ−ル方式 Granted JPS59231660A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58105354A JPS59231660A (ja) 1983-06-13 1983-06-13 更新デ−タのスケジユ−ル方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58105354A JPS59231660A (ja) 1983-06-13 1983-06-13 更新デ−タのスケジユ−ル方式

Publications (2)

Publication Number Publication Date
JPS59231660A JPS59231660A (ja) 1984-12-26
JPH0234057B2 true JPH0234057B2 (2) 1990-08-01

Family

ID=14405388

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58105354A Granted JPS59231660A (ja) 1983-06-13 1983-06-13 更新デ−タのスケジユ−ル方式

Country Status (1)

Country Link
JP (1) JPS59231660A (2)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0350739U (2) * 1989-09-22 1991-05-17

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61259346A (ja) * 1985-05-13 1986-11-17 Fujitsu Kiden Ltd 修正フアイル方式
US5577222A (en) * 1992-12-17 1996-11-19 International Business Machines Corporation System for asynchronously duplexing remote data by sending DASD data grouped as a unit periodically established by checkpoint based upon the latest time value

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0350739U (2) * 1989-09-22 1991-05-17

Also Published As

Publication number Publication date
JPS59231660A (ja) 1984-12-26

Similar Documents

Publication Publication Date Title
US5113514A (en) System bus for multiprocessor computer system
US5276828A (en) Methods of maintaining cache coherence and processor synchronization in a multiprocessor system using send and receive instructions
US5347634A (en) System and method for directly executing user DMA instruction from user controlled process by employing processor privileged work buffer pointers
US6687849B1 (en) Method and apparatus for implementing fault-tolerant processing without duplicating working process
JP2753706B2 (ja) 計算機におけるｉｐｌ方法
JPH1078918A (ja) チェックポイント処理加速装置および同装置を適用した計算機システム
JPH0454260B2 (2)
US4722047A (en) Prefetch circuit and associated method for operation with a virtual command emulator
WO2000025213A1 (en) Distributed transactional processing system and method
DE3735828A1 (de) Verfahren und vorrichtung fuer eine anweisungs-wiederanlaufverarbeitung in einer mikroprogramm-gesteuerten datenverarbeitungsvorrichtung
JPH0950400A (ja) マルチプロセッサシステム
US8312239B2 (en) Cache management for increasing performance of high-availability multi-core systems
US5146569A (en) System for storing restart address of microprogram, determining the validity, and using valid restart address to resume execution upon removal of suspension
JPH07114498A (ja) マイクロプロセッサ
JPS59231660A (ja) 更新デ−タのスケジユ−ル方式
CN109213631A (zh) 一种事务处理方法、装置、设备及可读存储介质
JPH0895861A (ja) キャッシュメモリを有する電子計算機
DE4136729A1 (de) Cache-steuereinrichtung, fehlertoleranzcomputer mit einem datentransfersystem
JPH0594356A (ja) メモリ上テーブルデータ障害時復旧方式
JP3022398B2 (ja) 仮想計算機方式
JPS63223846A (ja) キヤツシユ・メモリ−
JPH0750466B2 (ja) 並列計算機キャッシュ・メモリ制御方式
DE3882298T2 (de) Schaltung zur steuersignalerzeugung für eine arithmetische logische einheit in einem digitalverarbeitungsgerät.
JPS59172044A (ja) 命令制御方式
JP2609456B2 (ja) マルチプロセッサ方式のプログラマブル制御装置