JPH0255336U - - Google Patents
Info
- Publication number
- JPH0255336U JPH0255336U JP13189788U JP13189788U JPH0255336U JP H0255336 U JPH0255336 U JP H0255336U JP 13189788 U JP13189788 U JP 13189788U JP 13189788 U JP13189788 U JP 13189788U JP H0255336 U JPH0255336 U JP H0255336U
- Authority
- JP
- Japan
- Prior art keywords
- address
- adder circuit
- memory
- input
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Description
第1図は本考案の一実施例のブロツク図、第2
図は接続例、第3図はメモリデータ例、第4図は
デコード回路真理値を示す図である。
1…メモリ、2…加算回路、10…アドレス加
算回路付メモリ、11…デコード回路、12…読
み出し用データローテータ、13…書込み用デー
タローテータ。
Figure 1 is a block diagram of one embodiment of the present invention;
The figure shows a connection example, FIG. 3 shows an example of memory data, and FIG. 4 shows a decoding circuit truth value. DESCRIPTION OF SYMBOLS 1...Memory, 2...Addition circuit, 10...Memory with address addition circuit, 11...Decoding circuit, 12...Data rotator for reading, 13...Data rotator for writing.
Claims (1)
加算を実行する時に論理1を入力する加算制御入
力とを備えたアドレス加算回路を有する事を特徴
とするアドレス加算回路付メモリ。 A memory with an address adder circuit, comprising an address adder circuit having an address input and an addition control input that inputs a logical 1 when adding +1 to the address input value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13189788U JPH0255336U (en) | 1988-10-07 | 1988-10-07 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13189788U JPH0255336U (en) | 1988-10-07 | 1988-10-07 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0255336U true JPH0255336U (en) | 1990-04-20 |
Family
ID=31388376
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13189788U Pending JPH0255336U (en) | 1988-10-07 | 1988-10-07 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0255336U (en) |
-
1988
- 1988-10-07 JP JP13189788U patent/JPH0255336U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5942640U (en) | flip-flop circuit | |
| JPH022751U (en) | ||
| JPS59104400U (en) | data storage device | |
| JPH0350262U (en) | ||
| JPS5933334U (en) | flip-flop circuit | |
| JPS60126846U (en) | Memory switching control circuit | |
| JPS63168549U (en) | ||
| JPS6039161U (en) | Storage device with memory protection measures | |
| JPS60164207U (en) | numerical control device | |
| JPS585097U (en) | Blow pattern generation circuit | |
| JPS6335146U (en) | ||
| JPS60153839U (en) | Electronic governor calculation circuit | |
| JPS6218897U (en) | ||
| JPS60144148U (en) | Storage device | |
| JPS59189336U (en) | input circuit | |
| JPS5847943U (en) | Microcontroller program malfunction prevention circuit | |
| JPS595096U (en) | memory access device | |
| JPS6065848U (en) | computer system | |
| JPS59171965U (en) | Address book with record symbol | |
| JPH01172155U (en) | ||
| JPS614254U (en) | Instruction reading circuit | |
| JPS59100306U (en) | Sequence control calculation device | |
| JPS6439540U (en) | ||
| JPS60126852U (en) | memory access circuit | |
| JPS6071965U (en) | computer system |