JPH0284446U - - Google Patents
Info
- Publication number
- JPH0284446U JPH0284446U JP16312488U JP16312488U JPH0284446U JP H0284446 U JPH0284446 U JP H0284446U JP 16312488 U JP16312488 U JP 16312488U JP 16312488 U JP16312488 U JP 16312488U JP H0284446 U JPH0284446 U JP H0284446U
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- output
- circuit
- inverting
- guiding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000009795 derivation Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Circuits Of Receivers In General (AREA)
Description
第１図は本考案を実施したＦＭ／ＡＭ受信機の
要部回路図であり、第２図は従来例の要部回路図
である。
１……ＦＭ復調回路、５……出力端子、８……
ＡＭ復調回路、１２……増幅器、１３……定電圧
点、１４……抵抗（インピーダンス手段）、１６
……増幅器、Ｑ１……第１トランジスタ、Ｑ２…
…第２トランジスタ、Ｑ３……第３トランジスタ
、Ｑ４……第４トランジスタ、Ｃ１……コンデン
サ、ａ……接続中点。
FIG. 1 is a circuit diagram of a main part of an FM/AM receiver embodying the present invention, and FIG. 2 is a circuit diagram of a main part of a conventional example. 1...FM demodulation circuit, 5...Output terminal, 8...
AM demodulation circuit, 12... Amplifier, 13... Constant voltage point, 14... Resistor (impedance means), 16
...Amplifier, Q1 ...First transistor, Q2 ...
...Second transistor, Q3 ...Third transistor, Q4 ...Fourth transistor, C1 ...Capacitor, a...Connection middle point.
Claims (1)
る第１回路と、ＡＭ信号を復調し復調信号をシン
グル形式で出力する第２回路と、前記差動形式出
力の一方を受ける第１トランジスタと他方を受け
る第２トランジスタと、該第２トランジスタの出
力を反転して第１トランジスタの出力に加算する
手段と、前記第１トランジスタの出力電極と定電
圧点との間に接続されたインピーダンス手段と、
前記第１トランジスタの出力電極とインピーダン
ス手段の接続中点から出力を取り出す手段と、前
記第２回路の出力を前記接続中点に導びく導出手
段とを備えるＦＭ／ＡＭ受信機において、前記導
出手段は前記第２回路の出力の直流成分を反転し
て前記接続中点に導びく手段と前記直流成分を反
転せずに導びく手段とから成ることを特徴とする
ＦＭ／ＡＭ受信機。 a first circuit that demodulates the FM signal and outputs the demodulated signal in a differential format; a second circuit that demodulates the AM signal and outputs the demodulated signal in a single format; and a first transistor that receives one of the differential format outputs. a second transistor receiving the other; means for inverting the output of the second transistor and adding it to the output of the first transistor; and impedance means connected between the output electrode of the first transistor and a constant voltage point. ,
In the FM/AM receiver, the FM/AM receiver comprises means for extracting an output from a connection midpoint between the output electrode of the first transistor and the impedance means, and derivation means for guiding the output of the second circuit to the connection midpoint, wherein the derivation means An FM/AM receiver comprising means for inverting the DC component of the output of the second circuit and guiding it to the connection midpoint, and means for guiding the DC component without inverting it.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16312488U JPH0533080Y2 (en) | 1988-12-16 | 1988-12-16 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16312488U JPH0533080Y2 (en) | 1988-12-16 | 1988-12-16 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0284446U true JPH0284446U (en) | 1990-06-29 |
| JPH0533080Y2 JPH0533080Y2 (en) | 1993-08-24 |
Family
ID=31447567
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16312488U Expired - Lifetime JPH0533080Y2 (en) | 1988-12-16 | 1988-12-16 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0533080Y2 (en) |
-
1988
- 1988-12-16 JP JP16312488U patent/JPH0533080Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0533080Y2 (en) | 1993-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6214815U (en) | ||
| JPH0284446U (en) | ||
| JPS6150317U (en) | ||
| JPH0223142U (en) | ||
| JPH0438120U (en) | ||
| JPS62294305A (en) | frequency conversion circuit | |
| JPH0320520U (en) | ||
| JPS62125055U (en) | ||
| JPS6387932U (en) | ||
| JPS6385927U (en) | ||
| JPS61189614U (en) | ||
| JPS6381515U (en) | ||
| JPS60158344U (en) | receiving device | |
| JPS61126636U (en) | ||
| JPS6381542U (en) | ||
| JPS6268320U (en) | ||
| JPS63140731U (en) | ||
| JPS6224517U (en) | ||
| JPS6416764U (en) | ||
| JPS6186900U (en) | ||
| JPH03105030U (en) | ||
| JPS5826214U (en) | Gain control amplifier balance adjustment circuit | |
| JPS61197793U (en) | ||
| JPS61197770U (en) | ||
| JPS628724U (en) |