JPH03185892A - Soldering pretreatment of ceramic substrate - Google Patents
Soldering pretreatment of ceramic substrateInfo
- Publication number
- JPH03185892A JPH03185892A JP1325685A JP32568589A JPH03185892A JP H03185892 A JPH03185892 A JP H03185892A JP 1325685 A JP1325685 A JP 1325685A JP 32568589 A JP32568589 A JP 32568589A JP H03185892 A JPH03185892 A JP H03185892A
- Authority
- JP
- Japan
- Prior art keywords
- plated film
- nickel plating
- substrate
- plating film
- gold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3465—Application of solder
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野]
本発明は、半田付けの前処理方法に関し、特にセラミッ
ク基板上のメタライズ上に部品を搭載する際において、
濡れ性および密着性の良好な半田付けが可能とされるセ
ラミック基板の半田付は前処理方法に適用して有効な技
術に関する。[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a pretreatment method for soldering, particularly when mounting components on metallization on a ceramic substrate.
Soldering of ceramic substrates, which enables soldering with good wettability and adhesion, relates to a technique that is effective when applied to a pretreatment method.
[従来の技術]
従来、セラミック基板の半田付は前処理方法としては、
たとえばセラミック基板のタングステンなどによって金
属化されたパッド上に半田付けで部品を搭載するために
、金属化された表面に半田付は可能なニッケルめっき処
理が施され、ニッケルめっき皮膜が形成されている。[Conventional technology] Conventionally, the pretreatment method for soldering ceramic substrates is as follows:
For example, in order to mount components by soldering onto a pad metallized with tungsten or the like on a ceramic substrate, a nickel plating treatment is applied to the metallized surface so that it can be soldered, forming a nickel plating film. .
しかしながら、近年、セラミック基板自体が多種多様化
の傾向にあり、またこれに搭載される部品も種類の異な
るものが数多くなり、セラミック基板がモジュールとし
て完成されるためには、長い製造プロセスを経なければ
ならないという欠点がある。このために、セラミック基
板自体が製造プロセス中にダメージを受け、モジュール
として完成されるのが困難とされている。However, in recent years, ceramic substrates themselves have become more diverse, and the number of different types of components mounted on them has also increased, and in order for ceramic substrates to be completed as modules, they must go through a long manufacturing process. It has the disadvantage that it cannot be used. For this reason, the ceramic substrate itself is damaged during the manufacturing process, making it difficult to complete it as a module.
特に、セラミック基板にニッケルめっき皮膜が形成され
た表面パッドは、後の製造プロセスにおける熱処理や薬
液処理などによって酸化、腐食または汚染物の付着とい
うようなダメージを受は易い。そこで、このダメージを
防止するために、たとえば特開昭61−195991号
公報などに記載されるように、ニッケルめっき皮膜の上
に金めつき処理が施され、パッド上にニッケルー金めっ
き皮膜が形成されているものがある。In particular, a surface pad in which a nickel plating film is formed on a ceramic substrate is easily damaged by oxidation, corrosion, or the adhesion of contaminants during heat treatment or chemical treatment in subsequent manufacturing processes. Therefore, in order to prevent this damage, gold plating treatment is performed on the nickel plating film to form a nickel-gold plating film on the pad, as described in, for example, JP-A-61-195991. There is something that has been done.
[発明が解決しようとする課題]
ところが、前記のような従来技術においては、半田の下
地であるニッケルめっき皮膜上に形成される酸化膜また
は腐食膜、あるいは強固に付着する汚染物に対する半田
付は性が考慮されておらず、そのままでは濡れ性および
密着性の悪い半田バンプしか得られず問題であった。[Problems to be Solved by the Invention] However, in the prior art as described above, it is difficult to solder to an oxide film or corrosion film formed on the nickel plating film that is the base for soldering, or to contaminants that adhere firmly. The problem was that the properties were not taken into consideration, and if left as is, only solder bumps with poor wettability and adhesion were obtained.
また、パッド上にニッケルー金めっき皮膜が形成される
場合においては、半田中の金の含有量を増加することに
よって半田の脆化につながるために、金めつき皮膜を厚
く付けることができないという欠点がある。そのために
、金めつき皮膜にピンホールが形成され、このピンホー
ルを通して下地のニッケルめっき皮膜へダメージを与え
るという問題がある。In addition, when a nickel-gold plating film is formed on the pad, the gold plating film cannot be applied thickly because increasing the gold content in the solder causes the solder to become brittle. There is. Therefore, there is a problem in that pinholes are formed in the gold plating film, and the underlying nickel plating film is damaged through the pinholes.
従って、従来の技術においては、濡れ性および密着性の
良好な半田付けが得られず、信頼性の高い部品の搭載が
できないという問題がある。Therefore, in the conventional technology, there is a problem that soldering with good wettability and adhesion cannot be obtained, and components cannot be mounted with high reliability.
そこで、本発明の目的は、セラミック基板のパッド上に
、濡れ性および密着性の良好な半田バンプが形成され、
信頼性の高い部品の搭載が可能とされるセラミック基板
の半田付は前処理方法を提供することにある。Therefore, an object of the present invention is to form solder bumps with good wettability and adhesion on pads of a ceramic substrate,
The purpose of soldering ceramic substrates, which enables reliable mounting of components, is to provide a pretreatment method.
本発明の前記ならびにその他の目的と新規な特徴は、本
明細書の記述および添付図面から明らかになるであろう
。The above and other objects and novel features of the present invention will become apparent from the description of this specification and the accompanying drawings.
[課題を解決するための手段]
本願において開示される発明のうち、代表的なものの概
要を簡単に説明すれば、下記のとおりである。[Means for Solving the Problems] Among the inventions disclosed in this application, a brief overview of typical inventions is as follows.
すなわち、本発明のセラミック基板の半田付は前処理方
法は、セラミック基板の金属化されたパッド上に一次ニ
ッケルめっき処理を施し、咳一次ニッケルめっき処理に
より形成された一次ニッケルめっき皮膜上に部品を搭載
する半田付けの前処理方法であって、前記一次ニッケル
めっき皮膜上に、二次ニッケルめっき処理および金めつ
き処理を施し、さらに半田浴に浸漬して前記金めっき処
理および二次ニッケルめっき処理により形成された金め
つき皮膜、二次ニッケルめっき皮膜、および所定の厚さ
の前記一次ニッケルめっき皮膜を除去するようにしたも
のである。That is, the pretreatment method for soldering a ceramic substrate of the present invention involves performing a primary nickel plating treatment on the metallized pad of the ceramic substrate, and then placing the component on the primary nickel plating film formed by the primary nickel plating treatment. A pre-treatment method for soldering to be mounted, in which the primary nickel plating film is subjected to secondary nickel plating treatment and gold plating treatment, and further immersed in a solder bath to perform the gold plating treatment and secondary nickel plating treatment. The gold plating film, the secondary nickel plating film, and the primary nickel plating film of a predetermined thickness are removed.
[作用コ
前記したセラミック基板の半田付は前処理方法によれば
、セラミック基板の金属化されたパッド上に形成された
一次ニッケルめっき皮膜上に、二次ニッケルめっき皮膜
および金めつき皮膜を形成し、さらに半田浴に浸漬して
金めつき皮膜、二次ニッケルめっき皮膜、および所定の
厚さの一次ニッケルめっき皮膜を除去することにより、
一次ニッケルめっき皮膜の表面にあった酸化膜または腐
食膜、あるいは強固に付着した汚染物を二次ニッケルめ
っき皮膜および金めつき皮膜によって覆い、この金めつ
き皮膜および二次ニッケルめっき皮膜の溶解とともに一
次ニッケルめっき皮膜表面の酸化膜や腐食膜または汚染
物も溶解し、半田付けに適した清浄なニッケルめっき皮
膜面を形成することができる。これにより、濡れ性およ
び密着性の良好な半田付けができる。[Function] According to the pretreatment method for soldering the ceramic substrate described above, a secondary nickel plating film and a gold plating film are formed on the primary nickel plating film formed on the metallized pad of the ceramic board. Then, by further immersing it in a solder bath to remove the gold plating film, the secondary nickel plating film, and the primary nickel plating film of a predetermined thickness,
The oxide film or corrosion film on the surface of the primary nickel plating film, or the strongly adhered contaminants, is covered with the secondary nickel plating film and the gold plating film, and as the gold plating film and the secondary nickel plating film dissolve, Oxide films, corrosion films, and contaminants on the surface of the primary nickel plating film are also dissolved, making it possible to form a clean nickel plating film surface suitable for soldering. This allows soldering with good wettability and adhesion.
[実施例]
第1図は本発明の一実施例であるセラミック基板に半田
付けをする前の状態を示す部分断面図、第2図は本実施
例のセラミック基板に半田付けをした後の状態を示す部
分断面図、第31!lは本実施例のセラミック基板に部
品を搭載した半導体集積回路装置を示す断面図である。[Example] Fig. 1 is a partial cross-sectional view showing a state before soldering to a ceramic board according to an embodiment of the present invention, and Fig. 2 shows a state after soldering to a ceramic board according to this embodiment. Partial sectional view showing 31st! FIG. 1 is a sectional view showing a semiconductor integrated circuit device in which components are mounted on a ceramic substrate of this embodiment.
まず、第3図により本実施例のセラミック基板に搭載さ
れた半導体集積回路装置の構成を説明する。First, the configuration of the semiconductor integrated circuit device mounted on the ceramic substrate of this embodiment will be explained with reference to FIG.
本実施例のセラミック基板に搭載された半導体集積回路
装置は、たとえばセラミック基板lの表面に、半導体チ
ップ2が搭載され、封止キャップ3によって気密封止さ
れている。そして、セラミツク基板lの裏面に接合され
る外部リード4によって、外部に接続される構造とされ
ている。In the semiconductor integrated circuit device mounted on the ceramic substrate of this embodiment, a semiconductor chip 2 is mounted on the surface of a ceramic substrate l, for example, and hermetically sealed with a sealing cap 3. The structure is such that it is connected to the outside through an external lead 4 bonded to the back surface of the ceramic substrate l.
セラミック基板1は、半導体チップ2が搭載されるCC
B付はパッド5、封止キャップ搭載パッド6および外部
リード付はパッド7を備え、アルミナを主成分とした複
数枚のグリーンシートが一体化されて形成されている。The ceramic substrate 1 is a CC on which a semiconductor chip 2 is mounted.
The type with B includes a pad 5, the sealing cap mounting pad 6, and the type with an external lead includes a pad 7, which are formed by integrating a plurality of green sheets mainly made of alumina.
また、このグリーンシートの表裏面には、スクリーン印
刷によって配線パターンが形成され、このグリーンシー
トが複数枚張り合わされて焼結されることによって、セ
ラミック基板1およびその表裏面に配線メタライズ層8
が形成されている。Further, a wiring pattern is formed on the front and back surfaces of this green sheet by screen printing, and by pasting together and sintering a plurality of these green sheets, a wiring metallized layer 8 is formed on the ceramic substrate 1 and its front and back surfaces.
is formed.
さらに、セラミック基板1の中心部には、ポリイミド樹
脂を絶縁体としたアルミ配線の薄膜多層配線層9が形成
され、この薄膜多層配線層9お、よび上記配線メタライ
ズ層8の表面に、無電解めっき法によって一次ニッケル
めっき皮膜10、すなわちCCB付はパッド5、封止キ
ャップ搭載バッド6および外部リード付はパッド7が形
成されている。Furthermore, a thin film multilayer wiring layer 9 of aluminum wiring using polyimide resin as an insulator is formed in the center of the ceramic substrate 1, and the surface of this thin film multilayer wiring layer 9 and the wiring metallized layer 8 is electroless A primary nickel plating film 10 is formed by plating, that is, a pad 5 with a CCB, a pad 6 with a sealing cap, and a pad 7 with an external lead.
そして、CCB付はパッド5および封止キャップ搭載バ
ッド6上に、半田11を介して半導体チップ2および封
止キャップ3が搭載され、また外部リード付はパッド7
に外部リード4が接合されることによって、セラミック
基板1に搭載された半導体集積回路装置が完成される。The semiconductor chip 2 and the sealing cap 3 are mounted on the pad 5 and the sealing cap mounting pad 6 via the solder 11 for the case with CCB, and the pad 7 for the case with external leads.
By joining the external leads 4 to the ceramic substrate 1, the semiconductor integrated circuit device mounted on the ceramic substrate 1 is completed.
次に、本実施例の作用について、第1図および第2図に
基づいて説明する。Next, the operation of this embodiment will be explained based on FIGS. 1 and 2.
以上のように構成される半導体集積回路装置においては
、一次ニッケルめっき皮膜10が形成された後の製造プ
ロセスにおける酸化膜12、腐食膜13または汚染物1
4の付着というようなダメージを除去するために、半田
11付けの前に以下の処理を実施する。In the semiconductor integrated circuit device configured as described above, oxide film 12, corrosion film 13, or contaminants 1 are present in the manufacturing process after the primary nickel plating film 10 is formed.
In order to remove damage such as adhesion of 4, the following process is performed before soldering 11.
始めに、セラミック基板1をアルカリ性の脱脂液(たと
えば、EEJA製のイードレックス#12液、50g/
J!、60℃に加熱〉に浸漬し、純水洗を行った後に、
50 m l / 1の希硫酸中に浸漬し、再び純水洗
を行う。First, the ceramic substrate 1 is soaked in an alkaline degreasing liquid (for example, Eedrex #12 liquid manufactured by EEJA, 50 g/
J! , heated to 60℃> and washed with pure water,
Immerse in 50 ml/1 dilute sulfuric acid and wash again with pure water.
続いて、次亜リン酸+トリウムを還元剤とする無電解ニ
ッケルめっき浴(たとえば、日本カンゼン製のシューマ
5680)に厚さがほぼ1〜2μmの二次ニッケルめっ
き皮膜15を得るまで浸漬を続け、その後に純水洗を行
う。さらに、置換型の無電解金めっき浴(たとえば、日
本エンゲルハルト社製のアトメックス)に厚さがほぼ0
.1−0゜2μmの金めつき皮膜16を得るまで浸漬を
続け、その後に再び純水洗を行うことによって第1図の
構造となる。Subsequently, immersion was continued in an electroless nickel plating bath using hypophosphorous acid + thorium as a reducing agent (for example, Schumer 5680 manufactured by Nippon Kanzen) until a secondary nickel plating film 15 with a thickness of approximately 1 to 2 μm was obtained. , followed by washing with pure water. Furthermore, in a displacement-type electroless gold plating bath (for example, Atomex manufactured by Engelhard Japan), the thickness is almost 0.
.. The immersion is continued until a gold plating film 16 of 1-0.2 .mu.m is obtained, and then the structure shown in FIG. 1 is obtained by washing with pure water again.
さらに、イソプロピルアルコールに浸漬し、60℃の熱
風乾燥を行った後に、鉛−37すすの半田浴(230℃
に加熱〉中に浸漬しなから揺動を行い、金めつき皮膜1
6、二次ニッケルめっき皮[15および所定の厚さの一
次ニッケルめっき皮膜lOを溶解する。Furthermore, after immersing in isopropyl alcohol and drying with hot air at 60°C, a solder bath of lead-37 soot (230°C) was applied.
Heat the gold plated film 1.
6. Dissolve the secondary nickel plating film [15] and the primary nickel plating film lO of a predetermined thickness.
以上の処理により、熱処理や薬液処理などによって一次
ニッケルめっき皮膜10上に存在した酸化膜12、腐食
膜13および汚染物14が同時に除去され、第2図のよ
うに清浄な一次ニッケルめっき皮膜10面への半田付け
ができる。Through the above treatment, the oxide film 12, corrosion film 13, and contaminants 14 that were present on the primary nickel plating film 10 due to heat treatment, chemical treatment, etc. are removed at the same time, and the surface of the primary nickel plating film 10 is clean as shown in FIG. Can be soldered to.
従って、本実施例のセラミック基板1に搭載される半導
体集積回路装置によれば、一次ニッケルめっき皮膜lO
上に、二次ニッケルめっき皮膜15および金めつき皮膜
16を形威し、さらに半田浴に浸漬して金めつき皮膜1
6、二次ニッケルめっき皮111+15および一次ニッ
ケルめっき皮膜10の所定の厚さを除去することにより
、酸化膜12、腐食膜13および汚染物14が除去され
、半田11を清浄な一次ニッケルめっき皮膜10面と接
合することができるので、濡れ性と密着性との良好な半
田付けが可能である。Therefore, according to the semiconductor integrated circuit device mounted on the ceramic substrate 1 of this embodiment, the primary nickel plating film lO
A secondary nickel plating film 15 and a gold plating film 16 are formed on top, and the gold plating film 1 is further immersed in a solder bath.
6. By removing a predetermined thickness of the secondary nickel plating film 111+15 and the primary nickel plating film 10, the oxide film 12, corrosion film 13, and contaminants 14 are removed, and the solder 11 is removed from the clean primary nickel plating film 10. Since it can be bonded to the surface, soldering with good wettability and adhesion is possible.
以上、本発明者によってなされた発明を実施例に基づき
具体的に説明したが、本発明は前記実施例に限定される
ものではなく、その要旨を逸脱しない範囲で種々変更可
能であることはいうまでもない。As above, the invention made by the present inventor has been specifically explained based on Examples, but it should be noted that the present invention is not limited to the Examples and can be modified in various ways without departing from the gist thereof. Not even.
たとえば、本実施例においては、セラミック基板1に半
導体チップ2を搭載した半導体集積回路装置について説
明したが、本発明は前記実施例に賑定されるものではな
く、たとえば電子部品などを搭載するセラミック基板1
などについても広く適用され、これらのセラミック基板
1のパッド上に部品を搭載する場合に適した半田付けの
前処理方法である。For example, in this embodiment, a semiconductor integrated circuit device in which a semiconductor chip 2 is mounted on a ceramic substrate 1 has been described. Board 1
This is a pre-processing method for soldering suitable for mounting components on the pads of these ceramic substrates 1.
[発明の効果]
本願において開示される発明のうち、代表的なものによ
って得られる効果を簡単に説明すれば、下記のとおりで
ある。[Effects of the Invention] Among the inventions disclosed in this application, the effects obtained by typical inventions are briefly described below.
すなわち、セラミック基板の金属化されたパッド上に一
次ニッケルめっき処理を施し、この一次ニッケルめっき
処理により形成された一次ニッケルめっき皮膜上に部品
を搭載する半田付けの前処理方法において、一次ニッケ
ルめっき皮膜上に、二次ニッケルめっき処理および金め
つき処理を施し、さらに半田浴に浸漬して金めつき処理
および二次ニッケルめっき処理により形成された金めつ
き皮膜、二次ニッケルめっき皮膜、および所定の厚さの
一次ニッケルめっき皮膜を除去することにより、一次ニ
ッケルめっき皮膜の表面にあった酸化膜または腐食膜、
あるいは強固に付着した汚染物を二次ニッケルめっき皮
膜および金めつき皮膜によって覆い、この金めつき皮膜
および二次ニッケルめっき皮膜の溶解とともに一次ニッ
ケルめっき皮膜表面の酸化膜や腐食膜または汚染物も溶
解し、半田付けに適した清浄なニッケルめっき皮膜面を
形成することができるので、濡れ性および密着性の良好
な半田付けが可能である。That is, in a soldering pretreatment method in which a primary nickel plating process is performed on a metallized pad of a ceramic substrate, and a component is mounted on the primary nickel plating film formed by this primary nickel plating process, the primary nickel plating film is A gold plating film, a secondary nickel plating film, and a predetermined gold plating film are formed by performing a secondary nickel plating process and a gold plating process on the top, and then immersing it in a solder bath to form a gold plating process and a secondary nickel plating process. By removing the primary nickel plating film with a thickness of
Alternatively, firmly adhered contaminants are covered with a secondary nickel plating film and a gold plating film, and as the gold plating film and secondary nickel plating film dissolve, oxide films, corrosion films, or contaminants on the surface of the primary nickel plating film are also removed. Since it is possible to melt and form a clean nickel plating film surface suitable for soldering, soldering with good wettability and adhesion is possible.
この結果、一次ニッケルめっき皮膜形成後の製造プロセ
スにおける熱処理や薬液処理などによるダメージを除去
することができるので、半田付けの濡れ性および密着性
を損ねることなく、信頼性の高い部品の搭載が可能とさ
れるセラミック基板の半田付は前処理方法を得ることが
できる。As a result, damage caused by heat treatment and chemical treatment during the manufacturing process after the formation of the primary nickel plating film can be removed, allowing highly reliable components to be mounted without compromising solder wettability and adhesion. A pretreatment method can be used for soldering ceramic substrates.
第1図は本発明の一実施例であるセラミック基板に半田
付けをする前の状態を示す部分断面図、第2図は本実施
例のセラミック基板に半田付けをした後の状態を示す部
分断面図、
第3図は本実施例のセラミック基板に部品を搭載した半
導体集積回路装置を示す断面図である。
1・・・セラミック基板、2・・・半導体チップ、3・
・・封止キャップ、4・・・外8リード、5・・・CC
B付はパッド、6・・・封止キャップ搭載パッド、7・
・・外部リード付はパッド、8・・・配線メタライズ層
、9・・・薄膜多層配線層、10・・・一次ニッケルめ
っき皮膜、11・・・半田、12・・・酸化膜、13・
・・腐食膜、14・・・汚染物、15・・・二次ニッケ
ルめっき皮膜、16・・・金めつき皮膜。FIG. 1 is a partial sectional view showing the state before soldering to a ceramic substrate according to an embodiment of the present invention, and FIG. 2 is a partial sectional view showing the state after soldering to the ceramic substrate according to this embodiment. FIG. 3 is a sectional view showing a semiconductor integrated circuit device in which components are mounted on a ceramic substrate of this embodiment. 1... Ceramic substrate, 2... Semiconductor chip, 3.
...Sealing cap, 4...Outer 8 leads, 5...CC
Pad with B, 6...Pad with sealing cap, 7.
... Pad with external lead, 8... Wiring metallized layer, 9... Thin film multilayer wiring layer, 10... Primary nickel plating film, 11... Solder, 12... Oxide film, 13...
...Corrosion film, 14...Contaminants, 15...Secondary nickel plating film, 16...Gold plating film.
Claims (1)
ケルめっき処理を施し、該一次ニッケルめっき処理によ
り形成された一次ニッケルめっき皮膜上に部品を搭載す
る半田付けの前処理方法であって、前記一次ニッケルめ
っき皮膜上に、二次ニッケルめっき処理および金めっき
処理を施し、さらに半田浴に浸漬して前記金めっき処理
および二次ニッケルめっき処理により形成された金めっ
き皮膜、二次ニッケルめっき皮膜、および所定の厚さの
前記一次ニッケルめっき皮膜を除去することを特徴とす
るセラミック基板の半田付け前処理方法。1. A soldering pretreatment method in which a primary nickel plating process is performed on a metallized pad of a ceramic substrate, and a component is mounted on the primary nickel plating film formed by the primary nickel plating process, the method comprising: A secondary nickel plating treatment and a gold plating treatment are performed on the film, and the gold plating film and the secondary nickel plating film formed by the gold plating treatment and the secondary nickel plating treatment are further immersed in a solder bath. A method for pre-soldering a ceramic substrate, comprising removing a thick primary nickel plating film.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1325685A JPH03185892A (en) | 1989-12-15 | 1989-12-15 | Soldering pretreatment of ceramic substrate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1325685A JPH03185892A (en) | 1989-12-15 | 1989-12-15 | Soldering pretreatment of ceramic substrate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH03185892A true JPH03185892A (en) | 1991-08-13 |
Family
ID=18179575
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1325685A Pending JPH03185892A (en) | 1989-12-15 | 1989-12-15 | Soldering pretreatment of ceramic substrate |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH03185892A (en) |
-
1989
- 1989-12-15 JP JP1325685A patent/JPH03185892A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3729820A (en) | Method for manufacturing a package of a semiconductor element | |
| CN112133640B (en) | Preparation method of lead frame with rough side wall | |
| JPH0249021B2 (en) | ||
| US6838009B2 (en) | Rework method for finishing metallurgy on chip carriers | |
| US4666078A (en) | Electroless plated terminals of display panel | |
| US5780931A (en) | Surface mounting semiconductor device and semiconductor mounting component | |
| JP2529294B2 (en) | Multi-layer plating method | |
| JPH05315731A (en) | Method for manufacturing connection pad of wiring board | |
| JPH03185892A (en) | Soldering pretreatment of ceramic substrate | |
| JPH08306816A (en) | Electrode pad | |
| JPH04144190A (en) | Circuit board and manufacture thereof | |
| CN106954335B (en) | Overlay coating and semiconductor package part including the overlay coating | |
| JP2000252380A (en) | Solder connection pad and semiconductor mounting substrate using the solder connection pad | |
| JP3852405B2 (en) | Manufacturing method of semiconductor package | |
| JPH04116837A (en) | Method for surface mounting electronic circuit | |
| JP2008028069A (en) | Substrate with external bonding electrode and method for manufacturing the same | |
| JP2002118203A (en) | Semiconductor mounting substrate, method of manufacturing the same, semiconductor package using the same, and method of manufacturing the same | |
| JP2000226672A (en) | Electroless gold plating method | |
| JPH11135546A (en) | Resin-sealed semiconductor device and method of manufacturing the same | |
| KR100385165B1 (en) | Semiconductor package and the fabrication method of the same | |
| JPH04215463A (en) | Method of plating terminal of glass-sealed package | |
| JPH0469427B2 (en) | ||
| JP4067027B2 (en) | Printed wiring board and manufacturing method thereof | |
| JP4696368B2 (en) | Semiconductor package substrate and manufacturing method thereof, and semiconductor package and manufacturing method thereof | |
| JPH0472690A (en) | Manufacture of wiring board with microscopic leads |