JPH03257824A - Plasma treatment device - Google Patents

Plasma treatment device

Info

Publication number
JPH03257824A
JPH03257824A JP5554390A JP5554390A JPH03257824A JP H03257824 A JPH03257824 A JP H03257824A JP 5554390 A JP5554390 A JP 5554390A JP 5554390 A JP5554390 A JP 5554390A JP H03257824 A JPH03257824 A JP H03257824A
Authority
JP
Japan
Prior art keywords
electric field
substrate
auxiliary ring
lower electrode
upper electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5554390A
Other languages
Japanese (ja)
Inventor
Tsutomu Takahashi
勉 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5554390A priority Critical patent/JPH03257824A/en
Publication of JPH03257824A publication Critical patent/JPH03257824A/en
Pending legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)

Abstract

PURPOSE:To enable production yield to be improved by making a corner of an auxiliary ring to be smooth curved surface for eliminating concentration of electric field at that part and by suppressing generation of dust from the auxiliary ring for compensating electric field. CONSTITUTION:An auxiliary ring for compensating an electric field 6 is provided to prevent turbulence of electric field around a substrate W which is placed on a lower electrode 4. Namely, by placing the substrate W on the lower electrode 4, turbulence of electric field occurs especially at a peripheral part of the substrate and a reaction ion which was dissociated along the electric field enters the substrate so that the auxiliary ring for compensating electric field 6 is provided to prevent uniformity of etching within the substrate from becoming poor. The auxiliary ring 6 becomes thinner from an inside toward an outside and an upper surface is formed in a upward-projecting and gentle curved surface, thus enabling concentration of electric field to be relaxed.

Description

【発明の詳細な説明】 〔概要〕 ドライエラチャ等のプラズマ処理装置に関し。[Detailed description of the invention] 〔overview〕 Regarding plasma processing equipment such as dry erature.

下部電極周辺に設けられる電界補正用補助リングからの
発塵を抑え、素子のパターン不良を低減し、製造歩留を
向上できる装置を提供することを目的とし。
The purpose of this invention is to provide a device that can suppress dust generation from an auxiliary ring for electric field correction provided around the lower electrode, reduce pattern defects of elements, and improve manufacturing yield.

処理室(1)内に、上部電極(5)と、該上部電極(5
)と対向するように配置され、かつ該上部電極(5)と
対向する面に、被処理基板(−)片側の全面でない表面
が重ねて載置され、該上部電極(5)との間に電界を印
加してプラズマを発生させる下部電極(4)と。
In the processing chamber (1), an upper electrode (5) and an upper electrode (5) are provided.
), and on the surface facing the upper electrode (5), a non-full surface of one side of the substrate to be processed (-) is placed overlappingly, and between it and the upper electrode (5), and a lower electrode (4) that generates plasma by applying an electric field.

該下部電極(4)の周囲に配置された電界補償用補助リ
ング(6)とを有し、該電界補償用補助リング(6)の
片側の面のうち、該基板が重ねられる面は、該下部電極
(4)の該基板が載置される面と略同一平面内に位置し
、かつ該基板が重ねられない面は該基板から離れる方向
に向かって漸次該上部電極(5)から遠ざかり、該基板
周辺での電界の乱れを防止するように構成する。
It has an auxiliary ring for electric field compensation (6) arranged around the lower electrode (4), and of one side of the auxiliary ring for electric field compensation (6), the surface on which the substrate is stacked is the auxiliary ring for electric field compensation (6). The surface of the lower electrode (4) that is located substantially in the same plane as the surface on which the substrate is placed and on which the substrate is not overlapped gradually moves away from the upper electrode (5) in the direction away from the substrate; The structure is configured to prevent disturbance of the electric field around the substrate.

〔産業上の利用分野〕[Industrial application field]

本発明はドライエラチャ等のプラズマ処理装置に関する
The present invention relates to a plasma processing apparatus such as a dry erature.

近年の微細化された半導体装置の製造工程等において1
発塵を抑えた装置として本発明は利用できる。
In the manufacturing process of recent miniaturized semiconductor devices, etc.1
The present invention can be used as a device that suppresses dust generation.

本発明では、プラズマ処理装置として、特に発塵に関係
のあるエツチング装置を例にとって説明する。
In the present invention, an etching apparatus particularly related to dust generation will be explained as an example of a plasma processing apparatus.

[従来の技術] 第3図は従来のプラズマエツチング装置の断面図である
[Prior Art] FIG. 3 is a sectional view of a conventional plasma etching apparatus.

図において、1は処理室、2はエツチングガス導入口、
3は排気口、4は下部電極、5は上部電極、7は電源、
8は従来例の電界補償用補助リング、Wは被エツチング
基板である。
In the figure, 1 is a processing chamber, 2 is an etching gas inlet,
3 is an exhaust port, 4 is a lower electrode, 5 is an upper electrode, 7 is a power source,
8 is a conventional electric field compensation auxiliary ring, and W is a substrate to be etched.

二二で、電界補償用補助リング8は下部電極4上に載せ
た基板周辺の電界の乱れを防止するために設けられてい
る。
22, the electric field compensation auxiliary ring 8 is provided to prevent disturbance of the electric field around the substrate placed on the lower electrode 4.

即ち、下部電極4上に基板を載せることにより特に基板
周辺部において電界の乱れを生じ、その電界にそって解
離した反応性イオンが基板に入射するため、基板内エツ
チングの均一性が悪くなるのを防止するために電界補償
用補助リング8を設けている。
That is, by placing the substrate on the lower electrode 4, the electric field is disturbed, especially in the peripheral area of the substrate, and reactive ions dissociated along the electric field are incident on the substrate, which deteriorates the uniformity of etching within the substrate. In order to prevent this, an auxiliary ring 8 for electric field compensation is provided.

ところが、電界補償用補助リング80周辺の角がプラズ
マに衝撃されて削られ1発塵の原因となっている。
However, the corners around the electric field compensation auxiliary ring 80 are shaved off by the plasma, causing a single particle.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上記のように、電界補償用補助リングからの発塵により
、微粒子が基板上に形成された素子上に飛散し、パター
ン不良を生し、製造歩留を低下させていた。
As described above, due to dust generation from the electric field compensation auxiliary ring, fine particles are scattered onto elements formed on a substrate, causing pattern defects and lowering manufacturing yield.

本発明は下部電極周辺に設けられる電界補償用補助リン
グからの発塵を抑え、素子のパターン不良を低減し、製
造歩留を向上できる装置を従供することを目的とする。
SUMMARY OF THE INVENTION An object of the present invention is to provide an apparatus capable of suppressing dust generation from an auxiliary ring for electric field compensation provided around a lower electrode, reducing pattern defects of elements, and improving manufacturing yield.

(課題を解決するための手段〕 上記課題の解決は、処理室(1)内に、上部電極(5)
と、該上部電極(5)と対向するように配置され、かつ
該上部電極(5)と対向する面に、被処理基板(−)片
側の全面でない表面が重ねて載置され、該上部電極(5
)との間に電界を印加してプラズマを発生させる下部電
極(4)と、該下部電極(4)の周囲に配置された電界
補償用補助リング(6)とを有し、該電界補償用補助リ
ング(6)の片側の面のうち、該基板が重ねられる面は
、該下部電極(4)の該基板が載置される面と略同一平
面内に位置し、かつ該基板が重ねられない面は該基板か
ら離れる方向に向かって漸次該上部電極(5)から遠ざ
かり、該基板周辺での電界の乱れを防止するように構成
されているプラズマ処理装置により達成される。
(Means for solving the problem) The solution to the above problem is to install an upper electrode (5) in the processing chamber (1).
is arranged to face the upper electrode (5), and a surface of one side of the substrate to be processed (-) that is not the entire surface is placed on the surface facing the upper electrode (5), and the upper electrode (5
) for generating plasma by applying an electric field between the lower electrode (4) and an auxiliary ring (6) for electric field compensation disposed around the lower electrode (4). Of the surfaces of one side of the auxiliary ring (6), the surface on which the substrate is placed is located substantially in the same plane as the surface of the lower electrode (4) on which the substrate is placed, and the surface on which the substrate is placed is placed. This is achieved by a plasma processing apparatus configured to gradually move away from the upper electrode (5) in the direction away from the substrate and prevent disturbance of the electric field around the substrate.

〔作用〕[Effect]

本発明者は装置内の発塵の原因が電界補償用補助リング
の損耗によるものであることをfl認して電界補償用補
助リングの形状を改善した。
The inventor of the present invention recognized that the cause of dust generation in the device was the wear and tear of the electric field compensation auxiliary ring, and improved the shape of the electric field compensation auxiliary ring.

第2図(a)、 (b)は本発明の詳細な説明する断面
図である。
FIGS. 2(a) and 2(b) are sectional views explaining the present invention in detail.

第2図(a)は本発明の電界補償用補助リングを用いた
場合で、補助リングの角は滑らかな曲面であるためここ
での電界の集中はなく、補助リング角に対するプラズマ
の衝撃は起こらない。
Figure 2(a) shows the case where the auxiliary ring for electric field compensation of the present invention is used. Since the corners of the auxiliary ring are smooth curved surfaces, there is no concentration of electric field here, and no plasma impact occurs against the auxiliary ring angles. do not have.

第2図(b)は従来例の電界補償用補助リングを用いた
場合で、補助リングの角に電界が集中し、この部分がプ
ラズマの衝撃により削られる。
FIG. 2(b) shows a case where a conventional electric field compensation auxiliary ring is used, and the electric field is concentrated at the corner of the auxiliary ring, and this portion is scraped by plasma impact.

[実施例〕 第1図は本発明の一実施例を説明する断面図である。[Example〕 FIG. 1 is a sectional view illustrating an embodiment of the present invention.

図において、1は処理室、2はエツチングガス導入0.
3は排気口、4は下部電極、5は上部電極、6は実施例
の電界補償用補助リング、7は電源、Wは被エツチング
基板である。
In the figure, 1 is a processing chamber, 2 is an etching gas introduced 0.
3 is an exhaust port, 4 is a lower electrode, 5 is an upper electrode, 6 is an auxiliary ring for electric field compensation of the embodiment, 7 is a power source, and W is a substrate to be etched.

一般に補助リングなしの場合はエツチング速度は基板中
央はほぼ一様であるが2周辺部は中央部より高くなる。
In general, when there is no auxiliary ring, the etching rate is approximately uniform at the center of the substrate, but is higher at the periphery than at the center.

そこで、補助リングを挿入することにより、エツチング
速度を周辺部まで一様にしている。
Therefore, by inserting an auxiliary ring, the etching speed is made uniform all the way to the periphery.

補助リングの直径は実験的に適宜状めることができる。The diameter of the auxiliary ring can be determined as appropriate experimentally.

この例の補助リング6は下部電極の径が140m5に対
し、内径140mm、外径200mm、厚さ12+n+
aのアルミニウム(^l)リングを用い5表面にアルマ
イト処理を行った。
The auxiliary ring 6 in this example has an inner diameter of 140 mm, an outer diameter of 200 mm, and a thickness of 12+n+, while the diameter of the lower electrode is 140 m5.
Alumite treatment was performed on the surface of 5 using the aluminum (^l) ring of a.

実施例の特徴は、リングの内側から外側に向かって薄く
なり、上面が上向きに凸のゆるやかな曲面に形成されて
電界の集中を緩和している点である。
The feature of this embodiment is that the ring becomes thinner from the inside to the outside, and the upper surface is formed into an upwardly convex gently curved surface to alleviate the concentration of the electric field.

次に、実施例の装置を用いて窒化珪素(SiJ4)膜を
次の条件でエツチングした。
Next, a silicon nitride (SiJ4) film was etched using the apparatus of the example under the following conditions.

エツチング条件 エツチングガス:  CFa10x/CBrF5ガス圧
カニ  340 Torr エツチング電力密度:300W/6インチ基板この結果
、エツチング速度は基板内で±3%であった。
Etching conditions Etching gas: CFa10x/CBrF5 gas pressure 340 Torr Etching power density: 300 W/6 inch substrate As a result, the etching rate was ±3% within the substrate.

又、エツチング後の基板表面を多くの試料について顕微
鏡観察の結果塵埃の付着は全く見られなかった。
Further, as a result of microscopic observation of many samples of the substrate surface after etching, no dust was observed at all.

更に、長期にわたってエツチングを継続した結果、補助
リングの損耗は認められなかった。
Furthermore, as a result of continuing etching for a long period of time, no wear and tear on the auxiliary ring was observed.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明によれば、下部電極周辺に設
けられる電界補正用補助リングからの発塵を抑え、素子
のパターン不良を低減し、製造歩留を向上することがで
きた。
As explained above, according to the present invention, it was possible to suppress dust generation from the electric field correction auxiliary ring provided around the lower electrode, reduce pattern defects of elements, and improve manufacturing yield.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例によるプラズマエツチング装
置を説明する断面図。 第2図(a)、 (b)は従来例と対比して本発明の詳
細な説明する断面図。 第3図は従来例によるプラズマエツチング装置の断面図
である。 図において。 1はエツチング室。 2はエツチングガス導入口。 3は排気口。 4は下部電極。 5は上部電極。 6は実施例の電界補償用補助リング。 7は電源。 Wは被エツチング基板 情じi辷イク11メフwri序] 野 1 ロ ((C)  不発B目 刑ト4が日月の原田CV 第 2図 侶米介1の町面口 第 3 ロ
FIG. 1 is a sectional view illustrating a plasma etching apparatus according to an embodiment of the present invention. FIGS. 2(a) and 2(b) are sectional views illustrating the present invention in detail in comparison with a conventional example. FIG. 3 is a sectional view of a conventional plasma etching apparatus. In fig. 1 is the etching room. 2 is the etching gas inlet. 3 is the exhaust port. 4 is the lower electrode. 5 is the upper electrode. 6 is an auxiliary ring for electric field compensation in the embodiment. 7 is the power supply. W is the substrate to be etched.

Claims (1)

【特許請求の範囲】  処理室(1)内に, 上部電極(5)と, 該上部電極(5)と対向するように配置され,かつ該上
部電極(5)と対向する面に、被処理基板(W)片側の
全面でない表面が重ねて載置され、該上部電極(5)と
の間に電界を印加してプラズマを発生させる下部電極(
4)と, 該下部電極(4)の周囲に配置された電界補償用補助リ
ング(6)とを有し, 該電界補償用補助リング(6)の片側の面のうち,該基
板が重ねられる面は、該下部電極(4)の該基板が載置
される面と略同一平面内に位置し,かつ該基板が重ねら
れない面は該基板から離れる方向に向かって漸次該上部
電極(5)から遠ざかり,該基板周辺での電界の乱れを
防止するように構成されていることを特徴とするプラズ
マ処理装置。
[Scope of Claims] In the processing chamber (1), an upper electrode (5) is disposed to face the upper electrode (5), and a surface to be treated is disposed to face the upper electrode (5). A lower electrode (W) on which the surface of one side of the substrate (W) that is not the entire surface is placed on top of the other, and which generates plasma by applying an electric field between it and the upper electrode (5).
4), and an auxiliary ring for electric field compensation (6) disposed around the lower electrode (4), and one side of the auxiliary ring for electric field compensation (6) on which the substrate is overlapped. The surface is located approximately in the same plane as the surface of the lower electrode (4) on which the substrate is placed, and the surface on which the substrate is not placed is gradually parallel to the upper electrode (5) in the direction away from the substrate. ) and configured to prevent disturbance of the electric field around the substrate.
JP5554390A 1990-03-07 1990-03-07 Plasma treatment device Pending JPH03257824A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5554390A JPH03257824A (en) 1990-03-07 1990-03-07 Plasma treatment device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5554390A JPH03257824A (en) 1990-03-07 1990-03-07 Plasma treatment device

Publications (1)

Publication Number Publication Date
JPH03257824A true JPH03257824A (en) 1991-11-18

Family

ID=13001629

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5554390A Pending JPH03257824A (en) 1990-03-07 1990-03-07 Plasma treatment device

Country Status (1)

Country Link
JP (1) JPH03257824A (en)

Similar Documents

Publication Publication Date Title
JP3535309B2 (en) Decompression processing equipment
TW200949934A (en) Shower head and substrate processing apparatus
KR100491945B1 (en) Plasma processing apparatus
JPS6269620A (en) Plasma processor
JPH08335568A (en) Etching equipment
JP4283366B2 (en) Plasma processing equipment
JP3205878B2 (en) Dry etching equipment
JP2000228398A5 (en) Processing equipment, manufacturing methods for semiconductor equipment using this, components of semiconductor manufacturing equipment, and focus rings
JPH03257824A (en) Plasma treatment device
JP3084834B2 (en) Method for manufacturing semiconductor device
TW202228186A (en) Plasma processing apparatus and processing method that includes a reaction chamber that comprises a gas inlet device, a radio frequency power source, a cleaning wafer, and an electrostatic chuck having a surface covered by the cleaning wafer
JP3357737B2 (en) Discharge plasma processing equipment
JP3096953B2 (en) Plasma ashing device
JPH05326451A (en) Fixation of substrate to be treated in plasma treatment equipment
JPS6025234A (en) Microwave plasma processor
JPS612328A (en) Plasma processor
JPH0241167B2 (en)
JPS6129127A (en) Treating device
JPH02148835A (en) Plasma processor
JPS60223127A (en) Plasma treater
JPH03211726A (en) Plasma processor
JPH04318175A (en) Bias ecr plasma cvd device
JPH03129821A (en) Manufacture of semiconductor device
JPS6381928A (en) Dry etching device
CN120184015A (en) A substrate processing method, substrate and plasma processing equipment