JPH0361754U - - Google Patents

Info

Publication number
JPH0361754U
JPH0361754U JP12339589U JP12339589U JPH0361754U JP H0361754 U JPH0361754 U JP H0361754U JP 12339589 U JP12339589 U JP 12339589U JP 12339589 U JP12339589 U JP 12339589U JP H0361754 U JPH0361754 U JP H0361754U
Authority
JP
Japan
Prior art keywords
circuit
distortion correction
output
raster
vertical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12339589U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP12339589U priority Critical patent/JPH0361754U/ja
Publication of JPH0361754U publication Critical patent/JPH0361754U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Details Of Television Scanning (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の基本的構成を示すブロツク図
、第2図aないしcは表示画面と各種信号との関
係を示す説明図であつて、第2図aは左右糸巻歪
が補正された状態、第2図bは垂直センタを補正
して台形歪が発生した状態、第2図cは本考案に
より台形歪を補正した状態を各々示す、第3図は
本考案の一実施例を示す電気回路図、第4図は従
来例を示すブロツク図である。 1……垂直出力回路、2……垂直センタ補正部
、3……水平出力回路、4……左右糸巻歪補正部
、5……表示画面、6……位相調整回路、7……
パラボラ電圧出力回路。
Figure 1 is a block diagram showing the basic configuration of the present invention, Figures 2 a to c are explanatory diagrams showing the relationship between the display screen and various signals, and Figure 2 a shows the corrected left and right pincushion distortion. Fig. 2b shows a state in which the vertical center is corrected and trapezoidal distortion occurs, Fig. 2c shows a state in which the trapezoidal distortion is corrected according to the present invention, and Fig. 3 shows an embodiment of the present invention. Electrical circuit diagram FIG. 4 is a block diagram showing a conventional example. DESCRIPTION OF SYMBOLS 1... Vertical output circuit, 2... Vertical center correction section, 3... Horizontal output circuit, 4... Left and right pincushion distortion correction section, 5... Display screen, 6... Phase adjustment circuit, 7...
Parabolic voltage output circuit.

Claims (1)

【実用新案登録請求の範囲】 ラスターの垂直方向移動を補正する信号を垂
直出力回路1側へ出力する垂直センタ補正部2と
、 左右糸巻歪を補正するパラボラ状電圧Sを水
平出力回路3側へ出力する左右糸巻歪補正部4と
を備えたラスター歪補正回路において、 前記した左右糸巻歪補正部4から出力されるパ
ラボラ状電圧Sの位相を、垂直センタ補正部2
から出力される信号の変更操作と連動させて、略
一定に維持可能としたことを特徴とするラスター
歪補正回路。 左右糸巻歪補正部4は、 垂直のこぎり波電圧Sを積分する位相調整回
路6と、 該位相調整回路6から出力される電圧からパラ
ボラ状電圧Sを形成するパラボラ電圧出力回路
7とを備え、 垂直センタ補正部2における信号の変更操作を
連動して、位相調整回路6の積分時定数を変更可
能とする請求項1記載のラスター歪補正回路。
[Claims for Utility Model Registration] A vertical center correction unit 2 that outputs a signal for correcting the vertical movement of the raster to the vertical output circuit 1 side, and a parabolic voltage S2 that corrects left and right pincushion distortion to the horizontal output circuit 3 side. In the raster distortion correction circuit, the phase of the parabolic voltage S2 output from the left and right pincushion distortion correction section 4 is outputted to the vertical center correction section 2.
A raster distortion correction circuit characterized in that the signal output from the raster distortion correction circuit can be maintained substantially constant in conjunction with a change operation of a signal output from the circuit. The left and right pincushion distortion correction unit 4 includes a phase adjustment circuit 6 that integrates the vertical sawtooth voltage S1 , and a parabolic voltage output circuit 7 that forms a parabolic voltage S2 from the voltage output from the phase adjustment circuit 6. 2. The raster distortion correction circuit according to claim 1, wherein the integration time constant of the phase adjustment circuit 6 can be changed in conjunction with signal change operations in the vertical center correction section 2.
JP12339589U 1989-10-20 1989-10-20 Pending JPH0361754U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12339589U JPH0361754U (en) 1989-10-20 1989-10-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12339589U JPH0361754U (en) 1989-10-20 1989-10-20

Publications (1)

Publication Number Publication Date
JPH0361754U true JPH0361754U (en) 1991-06-17

Family

ID=31671375

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12339589U Pending JPH0361754U (en) 1989-10-20 1989-10-20

Country Status (1)

Country Link
JP (1) JPH0361754U (en)

Similar Documents

Publication Publication Date Title
JPH0361754U (en)
CA2042480A1 (en) Horizontal deflection circuit
JPH042177U (en)
KR940003037Y1 (en) Distortion Correction Circuit of Color Display Device
JPH0467885U (en)
JPH03205966A (en) Brightness correction circuit
JPS6214787Y2 (en)
JPH0215420Y2 (en)
KR940005289Y1 (en) Video signal delay time amendment device of monitor
JPH079491Y2 (en) Dynamic convergence circuit
JPS59140580U (en) Left and right pincushion distortion correction circuit
JPS63198285U (en)
JPS62146362U (en)
JPH0351560U (en)
JPH0339972U (en)
JPH0662266A (en) Trapezoidal distortion correcting circuit
JPH05292426A (en) Screen peripheral brightness correction circuit
JPH0191384U (en)
JPH0382985U (en)
JPS61143186U (en)
JPH01123589A (en) Shading correction circuit
JPH0298581U (en)
JPS61201085U (en)
JPH0244469U (en)
JPH06350864A (en) Display picture adjustment circuit