JPH0362525A - Bump structure and its formation - Google Patents

Bump structure and its formation

Info

Publication number
JPH0362525A
JPH0362525A JP19755189A JP19755189A JPH0362525A JP H0362525 A JPH0362525 A JP H0362525A JP 19755189 A JP19755189 A JP 19755189A JP 19755189 A JP19755189 A JP 19755189A JP H0362525 A JPH0362525 A JP H0362525A
Authority
JP
Japan
Prior art keywords
bump
ball
film
pad
stress
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19755189A
Other languages
Japanese (ja)
Inventor
Fujio Nakano
中野 藤生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP19755189A priority Critical patent/JPH0362525A/en
Publication of JPH0362525A publication Critical patent/JPH0362525A/en
Pending legal-status Critical Current

Links

Landscapes

  • Wire Bonding (AREA)

Abstract

PURPOSE:To suppress the expansion of a ball bump to the outside and to reduce a shearing stress, which is applied to an electrode pad, by a method wherein an insulating film is provided on a chip in such a way as to come into contact to the side surfaces of the bump. CONSTITUTION:An Au ball bump 4 is adhered on an electrode pad on an Si chip 1. A polyimide film 5 is applied, a resist mask 6 is provided to etch away the film 5 and the resist mask is removed. Thus, the side surfaces of the bump are surrounded with the film 5. When a load is applied to the bump 4 from over the bump, the expansion of the bump to its lateral direction is suppressed by the film 5. Accordingly, a shearing stress, which is applied to the pad, is reduced and a crack stops generating under the pad.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、パッド上へのインナーリードポンディング時
に発生するパッド下クラック対策に関し、特にパッドに
加わる力を低減するバンプ構造及びその形成方法に関す
る。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to countermeasures against under-pad cracks that occur during inner lead bonding onto pads, and particularly relates to a bump structure that reduces the force applied to the pad and a method for forming the same. .

〔従来の技術〕[Conventional technology]

従来は、第3図に示すように、ボールポンディング方法
を用いて、ワイヤ先端に形成されたボールのみをシリコ
ンチップl上の電極パッド3に接続してバンプ4を形成
していた。ここで表面保護膜2は電極バンプ3の周辺部
上まで位置しているが、ボールバンプ4と接していない
。そしてフィルムキャリアのインナーリードとICチッ
プ上のバンプをインナーリードポンディング(ILB)
技術を使って接合していた。
Conventionally, as shown in FIG. 3, bumps 4 were formed by connecting only the ball formed at the tip of the wire to the electrode pad 3 on the silicon chip l using a ball bonding method. Here, the surface protective film 2 is located above the peripheral portion of the electrode bump 3, but does not contact the ball bump 4. Then, perform inner lead bonding (ILB) between the inner leads of the film carrier and the bumps on the IC chip.
They were joined using technology.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のボールバンプでは、ILB時に必要なポ
ンディング荷重をポンディングツールにより、バンプに
位置合わせされたリード表面に加えていたが、その荷重
によりバンプが変形し電極パッドとバンプ接合位置に応
力が集中してパッドの金属膜面下の絶縁層を破壊すると
いう問題があった。シュミレーション実験によるボール
中心からの距離とそこでの応力の関係を第4図、第5図
に表わす。クランク発生のメカニズムとしてはボール外
周部は変形によるボール周辺部の膨張による剪断応力と
ポンディング荷重による圧縮応力の合力がボール最外径
の位置で最大となり、その結果ボール最外径よりパッド
下クラックが発生するということが分かった。
In the conventional ball bump described above, the pounding load necessary for ILB is applied to the lead surface aligned with the bump using a pounding tool, but this load deforms the bump and causes stress at the electrode pad and bump bonding position. There was a problem in that the insulating layer under the surface of the metal film of the pad was destroyed by concentrating. The relationship between the distance from the center of the ball and the stress there is shown in FIGS. 4 and 5 based on simulation experiments. The mechanism of crank occurrence is that the resultant force of the shear stress due to expansion of the ball periphery due to deformation and the compressive stress due to the pounding load is maximum at the ball's outermost diameter, resulting in cracks under the pad from the ball's outermost diameter. It was found that this occurs.

〔発明の従来技術に対する相違点〕[Differences between the invention and the prior art]

上述した従来のボールバンプ形成方法では、ILB時の
荷重及び加熱によりバンプが変形してその際に生じるバ
ンプの周辺の応力集中によりパッド下クラックが発生し
ていたのに対し、本発明はバンプの側面のポリイミドの
膜によりボールバンプの外側への変形をおさえその結果
集中応力を低減してパッド下クラックの発生を防ぐこと
が出来るという特徴を有する。
In the conventional ball bump forming method described above, the bump is deformed by the load and heat during ILB, and under-pad cracks occur due to stress concentration around the bump that occurs at that time. The polyimide film on the side surface suppresses outward deformation of the ball bump, thereby reducing concentrated stress and preventing the occurrence of under-pad cracks.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のボールバンプ形成の方法は、荷重によってボー
ルバンプが外側へ広がろうとする剪断応力を分散して、
電極パッドに加わる応力を低減する絶縁膜を有する。
The ball bump forming method of the present invention disperses the shear stress that causes the ball bump to spread outward due to load.
It has an insulating film that reduces stress applied to the electrode pad.

〔実施例〕〔Example〕

次に、本発明について図面を用いて説明する。 Next, the present invention will be explained using the drawings.

第1図は本発明の第1の実施例のチップの縦断面図であ
る。第1図に示すボールバンプ及び絶縁膜材としてポリ
イミド膜は以下の手順によって形成される。シリコンチ
ップ上の電極パッド(第1図(A))にボールワイヤポ
ンディング技術を用いたボールバンプ技術を用いて金の
ボールバンプを付ける(第1図(B))。次に絶縁膜と
してポリイミド膜を塗布しく第1図(C))、さらにレ
ジストを塗布しマスクを用いてバンプ部分のみレジスト
を除去しく第1図(D))、ポリイミド膜をエツチング
しさらにレジストを除去して第1図(E)のようなボー
ルバンプの側面をポリイミド膜にて囲む構造とする。第
1図(E)がバンプ構造としての完成したところを示す
図である。この構造において、ポリイミド膜を付けるこ
とにより、ILB時におけるボールバンプへの上方から
の荷重によりボールバンプは横方向へ膨張しようとする
がポリイミド磨でおさえることによりその膨張を阻止す
ること力出来、電極パッドに加わる応力成分は剪断応力
カ従来より低減される為、合成応力は圧縮応力或全にの
みとなり結果的にはILB時の応力値を低決することに
なり、パッド下クラックの発生を防くことが出来る。
FIG. 1 is a longitudinal sectional view of a chip according to a first embodiment of the present invention. The ball bump shown in FIG. 1 and a polyimide film as an insulating film material are formed by the following procedure. A gold ball bump is attached to an electrode pad on a silicon chip (FIG. 1(A)) using a ball bump technique using a ball wire bonding technique (FIG. 1(B)). Next, a polyimide film is applied as an insulating film (Fig. 1 (C)), a resist is applied, and a mask is used to remove only the resist at the bump portion (Fig. 1 (D)), the polyimide film is etched, and the resist is further removed. After removing the ball bump, the side surface of the ball bump is surrounded by a polyimide film as shown in FIG. 1(E). FIG. 1(E) is a diagram showing a completed bump structure. In this structure, by attaching a polyimide film, the ball bump tends to expand in the lateral direction due to the load applied to the ball bump from above during ILB, but by suppressing it with polyimide polishing, it is possible to prevent this expansion. Since the stress component applied to the pad is shear stress, which is lower than before, the resultant stress is only compressive stress or total stress, which ultimately reduces the stress value during ILB and prevents the occurrence of cracks under the pad. I can do it.

尚、本明細書2図面で“シリコンチップ”とじ製造工程
中はシリコンウェハーであり、各チップに分割した後に
シリコンチップ基板となるもの2称す。
In the second drawing of this specification, a "silicon chip" refers to a silicon wafer during the manufacturing process, and a silicon chip substrate after being divided into chips.

第2図によって、前述の第1の実施例とポー/1バンブ
及びポリイミド膜の形成手順が異なる第2の実施例を示
す。
FIG. 2 shows a second embodiment that differs from the first embodiment described above in the procedure for forming the PO/1 bump and the polyimide film.

以下にその手順を示す。シリコンチップ1上ンコまずポ
リイミド膜5を塗布しく第2図(A))、し〕ストを塗
布してエツチング技術により(第2しくB))、パッド
部分のポリイミドを除去する(第;図(C))。そして
パッドにボールバンプを形成する。(第2図(D))。
The procedure is shown below. First, a polyimide film 5 is coated on the silicon chip 1 (Fig. 2(A)), and then the polyimide on the pad portion is removed using etching technology (see Fig. 2(A))). C)). Then, a ball bump is formed on the pad. (Figure 2 (D)).

この結果ILB時においてボールバンプは横方向に膨張
しようとするがバンプにポリイミド膜が当たり横方向へ
のバンプ変形を防ぎパッドへの剪断応力成分が低減され
る為、第1の実施例と同じ結果を得る。この第2の実施
例は前述の実施例と異なり、組立工程から拡散工程へも
どす必要がなく工程の単純化が計れる効果がある。
As a result, during ILB, the ball bump tries to expand in the lateral direction, but the polyimide film hits the bump and prevents the bump from deforming in the lateral direction, reducing the shear stress component on the pad, resulting in the same result as in the first embodiment. get. This second embodiment differs from the previous embodiments in that it is not necessary to return from the assembly process to the diffusion process, thereby simplifying the process.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、ボールバンプの側面に、
ポリイミドの膜を形成することにより、ILB時におけ
るボールバンプの外側方向へ膨張を押えることにより、
電極パッドへの剪断応力を低減することが出来、パッド
に対しては圧縮応力のみを負荷する様になる為、結果的
には応力の低減を果すことになり従来ILB時の応力に
より発生していたパッド下クラックを防ぐ効果があった
As explained above, in the present invention, on the side surface of the ball bump,
By forming a polyimide film to suppress the outward expansion of the ball bump during ILB,
It is possible to reduce the shear stress on the electrode pad, and only compressive stress is applied to the pad, resulting in a reduction in stress, which was previously caused by stress during ILB. This was effective in preventing cracks under the pad.

4、4,

【図面の簡単な説明】 第1図(A)乃至第1図(E)は本発明の第1の実流側
の製法を工程順に示した断面図であり、このうち第1図
(E)がボールバンプ及びポリイミド膜形成後の縦断面
図である。第2図(A)乃至第2図(D)は本発明の第
2の実施例の製法を工程順に示した断面図であり、この
うち第2図(D)がボールバンプ及びポリイミド膜形成
後の縦断面図である。 第3図は従来のボールバンプ形成時のチップの縦断面図
である。第4図及び第5図はILB時におけるボールバ
ンプ中心からの距離とその応力の関係を示す図である。 l・・・・・・シリコンチップ、2・・・・・・表面保
護膜、3・・・・・・電極パッド、4・・・・・・ボー
ルバンプ、5・・・・・・ポリイミド膜、6・・・・・
・レジスト、7・・・・・・リード、8・・・・・・荷
重方向、10・・・・・・絶縁膜のない場合の応力曲線
、11・・・・・・絶縁膜のある場合の応力曲線、12
・・・・・・絶縁膜のある場合の圧縮応力、13・・・
・・・絶縁膜のある場合のボール膨張による剪断応力、
14・・・・・・絶縁膜のある場合の合成応力、15・
・・・・・絶縁膜のない場合の圧縮応力、16・・・・
・・絶縁膜のない場合のボール膨張による剪断応力、1
7・・・・・・絶縁膜のない場合の合成応力。
[Brief Description of the Drawings] Figures 1(A) to 1(E) are cross-sectional views showing the first production method of the present invention in the order of steps, of which Figure 1(E) is a longitudinal cross-sectional view after the ball bump and polyimide film are formed. FIG. 2(A) to FIG. 2(D) are cross-sectional views showing the manufacturing method of the second embodiment of the present invention in the order of steps. FIG. FIG. 3 is a vertical cross-sectional view of a chip during conventional ball bump formation. FIGS. 4 and 5 are diagrams showing the relationship between the distance from the ball bump center and the stress during ILB. l...Silicon chip, 2...Surface protective film, 3...Electrode pad, 4...Ball bump, 5...Polyimide film , 6...
・Resist, 7... Lead, 8... Load direction, 10... Stress curve without insulating film, 11... With insulating film stress curve, 12
...Compressive stress when there is an insulating film, 13...
... Shear stress due to ball expansion when there is an insulating film,
14...Combined stress when there is an insulating film, 15.
...Compressive stress without insulating film, 16...
...Shear stress due to ball expansion without insulating film, 1
7...Composite stress when there is no insulating film.

Claims (2)

【特許請求の範囲】[Claims] (1)ボールワイヤボンディング技術を用いて、ボール
をICチップ電極上に接続してバンプの形成を行なうボ
ールバンプにおいて、バンプの側面に接触する様に絶縁
膜をチップ上に設けたことを特徴としたバンプ構造。
(1) In a ball bump in which a bump is formed by connecting a ball to an IC chip electrode using ball wire bonding technology, an insulating film is provided on the chip so as to be in contact with the side surface of the bump. bump structure.
(2)表面保護膜に囲まれ電極パッド上にボールバンプ
を形成する工程と、前記ボールバンプ上を含む全面に絶
縁膜を形成する工程と、前記ボールバンプ上の前記絶縁
膜を選択的に除去して、前記ボールバンプの側面を取り
囲んで該側面に接するバンプ形成方法。
(2) A step of forming a ball bump on the electrode pad surrounded by a surface protective film, a step of forming an insulating film on the entire surface including the top of the ball bump, and selectively removing the insulating film on the ball bump. A method for forming a bump in which the side surface of the ball bump is surrounded and in contact with the side surface.
JP19755189A 1989-07-28 1989-07-28 Bump structure and its formation Pending JPH0362525A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19755189A JPH0362525A (en) 1989-07-28 1989-07-28 Bump structure and its formation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19755189A JPH0362525A (en) 1989-07-28 1989-07-28 Bump structure and its formation

Publications (1)

Publication Number Publication Date
JPH0362525A true JPH0362525A (en) 1991-03-18

Family

ID=16376370

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19755189A Pending JPH0362525A (en) 1989-07-28 1989-07-28 Bump structure and its formation

Country Status (1)

Country Link
JP (1) JPH0362525A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5501006A (en) * 1993-09-22 1996-03-26 Motorola, Inc. Method for connection of signals to an integrated circuit
US6404051B1 (en) 1992-08-27 2002-06-11 Kabushiki Kaisha Toshiba Semiconductor device having a protruding bump electrode

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6404051B1 (en) 1992-08-27 2002-06-11 Kabushiki Kaisha Toshiba Semiconductor device having a protruding bump electrode
US6605522B1 (en) 1992-08-27 2003-08-12 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device having a protruding bump electrode
US5501006A (en) * 1993-09-22 1996-03-26 Motorola, Inc. Method for connection of signals to an integrated circuit

Similar Documents

Publication Publication Date Title
JP2697411B2 (en) TAB inner lead joining method
JPH04326534A (en) Chip bonding method of semiconductor device
JPH10163401A (en) Lead frame, semiconductor package, and method of manufacturing semiconductor package
JP2000311921A (en) Semiconductor device and manufacturing method thereof
US5263246A (en) Bump forming method
US9230934B2 (en) Surface treatment in electroless process for adhesion enhancement
US5942800A (en) Stress buffered bond pad and method of making
EP0789392B1 (en) Bumpless method of attaching inner leads to semiconductor integrated circuits
JPH0362525A (en) Bump structure and its formation
JP2000164617A (en) Chip size package and manufacturing method thereof
JP2606606B2 (en) Method for manufacturing semiconductor device
JPS6119136A (en) Wire-bonding method for semiconductor device and bonding pad to be used for that
JP3451740B2 (en) Semiconductor device and manufacturing method thereof
JP2750859B2 (en) Method for manufacturing semiconductor device
JPH10256458A (en) Semiconductor device
JPS62165348A (en) Semiconductor device
JP3090853B2 (en) Manufacturing method of semiconductor device with bump
JP3196845B2 (en) Bump electrode formation method
JP2000216198A (en) Semiconductor device and manufacturing method thereof
JPH08111360A (en) Semiconductor device
JPH01278751A (en) Semiconductor device
JP2762875B2 (en) TAB inner lead joining method
JPH06120290A (en) Semiconductor device
JPH07240441A (en) Bonding method for semiconductor device
JPH0383352A (en) Semiconductor device