JPH0373144B2 - - Google Patents

Info

Publication number
JPH0373144B2
JPH0373144B2 JP57114743A JP11474382A JPH0373144B2 JP H0373144 B2 JPH0373144 B2 JP H0373144B2 JP 57114743 A JP57114743 A JP 57114743A JP 11474382 A JP11474382 A JP 11474382A JP H0373144 B2 JPH0373144 B2 JP H0373144B2
Authority
JP
Japan
Prior art keywords
lead frame
lead
temperature
unit
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57114743A
Other languages
English (en)
Japanese (ja)
Other versions
JPS595652A (ja
Inventor
Shinichi Oota
Keiji Hazama
Toshuki Arai
Kiichi Kanamaru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corp
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP57114743A priority Critical patent/JPS595652A/ja
Publication of JPS595652A publication Critical patent/JPS595652A/ja
Publication of JPH0373144B2 publication Critical patent/JPH0373144B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/0711—Apparatus therefor
    • H10W72/07173—Means for moving chips, wafers or other parts, e.g. conveyor belts

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP57114743A 1982-07-01 1982-07-01 半導体類のパツケ−ジ成形方法 Granted JPS595652A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57114743A JPS595652A (ja) 1982-07-01 1982-07-01 半導体類のパツケ−ジ成形方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114743A JPS595652A (ja) 1982-07-01 1982-07-01 半導体類のパツケ−ジ成形方法

Publications (2)

Publication Number Publication Date
JPS595652A JPS595652A (ja) 1984-01-12
JPH0373144B2 true JPH0373144B2 (2) 1991-11-20

Family

ID=14645542

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114743A Granted JPS595652A (ja) 1982-07-01 1982-07-01 半導体類のパツケ−ジ成形方法

Country Status (1)

Country Link
JP (1) JPS595652A (2)

Also Published As

Publication number Publication date
JPS595652A (ja) 1984-01-12

Similar Documents

Publication Publication Date Title
US5949132A (en) Dambarless leadframe for molded component encapsulation
US5041902A (en) Molded electronic package with compression structures
US5331205A (en) Molded plastic package with wire protection
US6583504B2 (en) Semiconductor die with attached heat sink and transfer mold
EP0959494A1 (en) Semiconductor and method for manufacturing the same
US5733802A (en) Semiconductor device and method of manufacturing the same
KR100225333B1 (ko) 리이드프레임및반도체장치
US4305897A (en) Packaging process for semiconductors
US20070000599A1 (en) Assembly method for semiconductor die and lead frame
JP3281859B2 (ja) 混成集積回路装置の製造方法
JP3316449B2 (ja) 混成集積回路装置およびその製造方法
KR940001333A (ko) 수지봉합형 고체촬상소자 패키지 및 그 제조방법
US4764235A (en) Process and apparatus for sealing semiconductor packages
JPH0373144B2 (2)
US5182071A (en) Method of molding a carrier ring to leads
US6015280A (en) Apparatus for reducing warping of plastic packages
JPS6249738B2 (2)
KR100534367B1 (ko) 열팽창 흡수형 리드프레임
JPS612348A (ja) 樹脂封止形半導体装置の製造方法
JP3070795B2 (ja) 半導体装置用箱形樹脂成形体の成形方法およびそれによって成形された箱形樹脂成形体
KR0119653B1 (ko) 반도체 패키지용 리드프레임의 탑재판 구조
JPH06302635A (ja) 樹脂封止型半導体装置の製法
JPH01205454A (ja) リードフレーム
JPH09162215A (ja) 半導体装置の製造方法とこれに使用される成形用フイルム
JPS6058647A (ja) 樹脂封止体