JPH0376578B2 - - Google Patents
Info
- Publication number
- JPH0376578B2 JPH0376578B2 JP56200980A JP20098081A JPH0376578B2 JP H0376578 B2 JPH0376578 B2 JP H0376578B2 JP 56200980 A JP56200980 A JP 56200980A JP 20098081 A JP20098081 A JP 20098081A JP H0376578 B2 JPH0376578 B2 JP H0376578B2
- Authority
- JP
- Japan
- Prior art keywords
- conductive material
- copper
- plate
- conductive
- refractory material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W40/00—Arrangements for thermal protection or thermal control
- H10W40/20—Arrangements for cooling
- H10W40/25—Arrangements for cooling characterised by their materials
- H10W40/255—Arrangements for cooling characterised by their materials having a laminate or multilayered structure, e.g. direct bond copper [DBC] ceramic substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Die Bonding (AREA)
Description
[発明の目的]
(産業上の利用分野)
本発明は、半導体ペレツトを銅材に直接ダイボ
ンデイングする半導体装置に関し、特に大サイズ
のペレツトを用いてもペレツトにクラツクの発生
がないなどの利点を有する半導体装置である。
(従来の技術)
従来、約6mm口以下というような小サイズのシ
リコンペレツトを、コレクタ電極となる銅片(例
えばステム)に直接はんだ付けによりダイボンデ
イングをした場合には、180〜350℃のはんだ付け
温度から常温にもどしても、ペレツトサイズが小
さいためクラツクは発生しない。例えば、ペレツ
トサイズが6mm口であり、はんだ付け温度が275
℃である場合の熱収縮差を計算してみると、シリ
コンペレツトは熱膨脹係数αが、α=7.3×10-6
℃-1であるので約11μm収縮し、一方銅はα=
17.0×10-6℃-1であるので約25.5μm収縮し、両者
の熱収縮差は約14μmである。このような熱収縮
差によれば、シリコンペレツトは凸状に反つてい
る筈であが、この歪ははんだ層の弾性変形や塑性
変形によつて緩和されて、実際にはクラツクを起
こすまでに至らない。
しかし、シリコンペレツトが約7mm口以上に大
きくなると、銅とシリコンとの熱収縮差により歪
は大きくなり、シリコンペレツトにかかる応力が
弾性限界を超えて、ダイボンデイング後の冷却時
或はその後の工程の温度サイクル中に、ペレツト
クラツクが発生する。このため、従来は、銅材と
シリコンペレツトとの中間にシリコンと熱膨脹係
数αが近い例えばMo板やW板の熱緩衝板を介し
てダイボンデイングを行つていた。
これを第1図によつて説明すると、ペレツト
1、熱緩衝用Mo板2、コレクタ電極となる銅板
3、セラミツク絶液板4、放熱用銅ベース5から
なり、これらははんだ層7〜10等によつて固着
されている。この場合、シリコンペレツトが10mm
口であり、はんだ付け温度275℃であるとして、
前記したのと同様に、シリコンペレツト1とMo
板2との間の熱収縮差を計算すると、Moの熱膨
脹係数αがα=4.9〜5.1×10-6℃-1であるので熱
収縮差は約5.4μmとなる。同様Mo板2と銅板3
との間の熱収縮差は約30μmとなる。従つてシリ
コンペレツトに加わる応力は小さいのでクラツク
は起こらず、Mo板は大きな応力を受けるが、縦
弾性係数が大きくまたシリコンペレツトの厚さよ
りはるかに厚し0.5〜1.0mm或はそれ以上の厚さに
してあるために、クラツクや反りの発生を抑える
ことができる。
以上のように半導体ペレツトを銅材に直接ダイ
ボンデイングをするときは、ペレツトに歪やクラ
ツクを発生するおそれがある。また、Mo板やW
板など熱緩衝板を介してダイボンデイングをした
ときは、半導体素子を実動作させて発熱させると
熱緩衝板による熱伝導性に損失が生ずる。また
Mo板などは高価であるので装置の原価高となる
のは避けられない。
(発明が解決しようとする課題)
本発明の目的は、銅材の実質的な熱膨脹係数を
半導体ペレツトの熱膨脹係数に近づけた、銅又は
銅合金からなる導通材を具備する半導体装置を提
供することにある。また別の目的は、特に大サイ
ズの半導体ペレツトであつても、ペレツトに歪や
クラツクを生ぜずに、銅材に直接ダイボンデイン
グをすることができる半導体装置を提供するこ
と、さらにペレツトからの放熱特性のよい半導体
装置を提供することにある。
[発明の構成]
(課題を解決するための手段)
既に、銅とセラミツクのような非金属耐火材料
とを接触させて配置し、反応性雰囲気中で加熱し
て生成する共晶を利用して両者を強靱に接合する
こと、接合させたものから回路パターンを形成す
ること、およびこの方法により非金属耐火材料間
の気密封止をすることは知られている(特開昭49
−17381)。また本発明者らは、適量の酸素を含有
させた銅や銅合金と非金属耐火材料とを、不活性
ガス雰囲気中で接触加熱しても、同様な共晶によ
り接合することを確認している。
本発明者らは、かかる共晶によつて非金属耐火
材料状に接合された銅の熱膨脹係数が、シリコン
など半導体ペレツトのそれに著しく近づき、熱緩
衝板を介在させず40mm口というような大サイズの
ペレツトを直接接合基板の銅面にダイボンデイン
グしてもペレツトクラツクを生じないこと、加え
て、ペレツトからの熱放散性が向上することを見
出して本発明をなすに至つた。
即ち、本発明の半導体装置は、特許請求の範囲
に記載したとおりであるが、まず、0.25〜0.5mm
の厚さを有する銅又は銅合金の第1乃至第3導通
材を、上記第1乃至第3導通材の厚さよりも厚い
非金属耐火材料板の面に接触させて配置し、加熱
して生成する酸化第一銅共晶を介して接合した積
層基板を有することを第一の特徴とする。そし
て、該積層基板に接合した第1乃至第3導通材の
うち、非金属耐火材料板第一面に接合した第1導
通材の銅又は銅合金面には、半田又は溶接により
放熱板が接合され、非金属耐火材料板第二面に接
合した第2導通材の銅又は銅合金には、半田又は
溶接により少なくとも1つの7mm口以上の半導体
ペレツトが搭載され、非金属耐火材料板第二面に
接合した第3導通材の銅又は銅合金面は、該半導
体ペレツトとリードワイヤによつて電気的に接続
され、さらに第2導通材及び第3導通材にはそれ
ぞれ外部端子が接続されていることを第二の特徴
とする。
特許請求の範囲第2項の第二発明は、複数の素
子単位に対応して第2及び第3導通材の組が複数
設けられ、また特許請求の範囲第3項の第三発明
は、非金属耐火材料板の第一面全面にそれと同形
の第1導通材が接合されたものである。
(作用)
以下に本発明の作用を具体的に説明する。
先ず、加熱して生成する共晶を、銅と酸素との
共晶を例にとつて説明する。酸素を0.008重量%
以上0.39重量%未満含有した銅を、1065℃に加熱
すると、α銅とCu2Oとの共融体(その温度での
酸素含量は0.39重量%である)と固体α銅とが共
存する。そしてこの共存状態は1065〜1083℃の範
囲内で保持される。この共存状態においては銅シ
ート原形を止めかつその表面は共融体によつて濡
れてくる。そしてこの共存状態の銅の導通材(シ
ート)とセラミツクのような非金属耐火材料板と
の接触させて冷却すれば、シート表面の共融体は
α銅とCu2Oとの共晶となつて固化し、銅シート
をセラミツクに接合させることができる。
このような共晶として、上記した銅/酸素共晶
以外にも、銅/燐、銅/硫黄、その他の元素との
共晶が利用できることが特開昭49−17381号に開
示されている。また、銅に代えてベリリウム、ニ
ツケル、銀、アルミニウム、亜鉛、錫、鉛等との
銅合金も使用できる。
共晶生成のための酸素などの元素は、特開昭49
−17381号のように反応性ガス雰囲気中から供給
させてもよいが、0.008重量%以上0.39重量%未
満の酸素を含有する銅を非反応性雰囲気中で加熱
するように、予め銅シートに含有させた方が量産
性に富み、良質の接合基板がえられる。
非金属耐火材料としては、アルミナ、ベリリ
ア、フオルステライト、ジルコン、マグネシア、
石英、スピネル等が挙げられ、共晶はこれらのす
べての非金属耐火材料に対して良好な接合を示
す。前記のうちでも、熱膨脹係数が半導体ペレツ
トのそれに近いか、或はそれより小さいものが好
ましい。
第2図に示す半導体素子において、基板20
は、96%Al2O3のセラミツク板(厚さ1.0mm)21
に、酸素含有量0.04重量%の電解銅箔(厚さ250μ
m)22を密着させて、コンベアー式加熱炉中に
仕込み、N2気流中1070℃に10分間保持し、徐冷
して取り出して得たもので、銅箔がセラミツク板
に強固に接合したものである。
この基板20上銅表面の熱膨脹係数αを測定し
たところ、約11×10-6℃-1程度であつた。これは
α=7.7×10-6℃-1であるアルミナによつて、α
=17.0×10-6℃-1の銅が実質的に熱膨脹係数が低
下したものである。この11×10-6℃-1の熱膨脹係
数をもつ基板上の銅と15mm口のシリコンペレツト
との間の、温度差250℃における熱収縮差を計算
してみると約14μmであつて、この程度の数値で
あればペレツトクラツクが生じないと予想でき
る。そして実際にダイボンデイングしても割れ
ず、その後の温度サイクル試験(−55℃〜150℃)
でも半導体装置の特性異常が認められなかつた。
基板上の銅の熱膨脹係数の低下は一次的に銅シ
ートの厚さとセラミツク板の厚さによつて決ま
る。その低下は、共晶の種類によつてはほぼ変わ
らず、銅・銅合金やセラミツクの種類によつて水
準が異なるだけである。第3図に、アルミナ(1
mm厚A曲線、2mm厚B曲線)を用い銅厚を変えた
ときの熱膨脹係数の関係を示す。第3図でわかる
ように、銅厚が0.6mm以下になると(銅の弾性限
界をこえたためであろう)、セラミツクの熱膨脹
係数に近づいてくる。従つて、最も好ましい銅と
セラミツクの組合せの一例を挙げれば、2mm厚の
セラミツクに50μm厚の銅箔の組合せであつて、
この場合ペレツトのはんだ付けを歪が生じないよ
うに理想的に行えば、40mm口以上のペレツトも熱
緩衝板なしにダイボンデイングできることがわか
つた。
次に、銅厚が1mmでセラミツクと同厚であり、
この銅をセラミツク片面に接合した場合には、±
1%程度の反りが生ずる。銅厚がセラミツク厚以
上となると更に反りが大となり、そのためにペレ
ツトクラツクが発生するようになる。この場合の
一つの対策としては、第2図に示すように、セラ
ミツク板の両面に夫々銅箔22,23(2枚の銅
箔は同厚であることが好ましい)を同時に接合す
れば反りを回避できる。また別の対策としては、
1mm厚の銅を接合するのに0.5mm厚の銅箔を2枚
重ねて接合することもよい。しかし、両面に銅を
接合する場合銅厚がセラミツク厚よりはるかに厚
いときは、勿論反りはないが、ダイボンデイング
の時或はその後の温度サイクル時に、セラミツク
板の破損のおそれがある。
本発明においてダイボンデイングされる半導体
ペレツトの種類は制限されない。なぜならば本発
明は、銅の変更された熱膨脹係数を有利に利用す
るものであるからである。そしてまた、はんだ付
け、共晶接合、ろう付け、有機接着剤付けなど、
ダイボンデイングの方法によつても本発明は制限
されない。
ペレツトやセラミツク板のクラツク或は反りな
どが発生しないという面から実用的なものと確認
できたペレツトサイズ、銅厚、セラミツク厚の具
体的組合せ範囲を第1表に示す。
[Purpose of the Invention] (Field of Industrial Application) The present invention relates to a semiconductor device in which semiconductor pellets are directly die-bonded to a copper material, and particularly provides advantages such as no cracking in the pellets even when large-sized pellets are used. This is a semiconductor device having a (Prior art) Conventionally, when die bonding is performed by directly soldering a small silicon pellet of approximately 6 mm or less to a copper piece (for example, a stem) that will serve as a collector electrode, the temperature is 180 to 350 °C. Even when the soldering temperature is returned to room temperature, cracks do not occur because the pellet size is small. For example, the pellet size is 6mm, and the soldering temperature is 275mm.
When calculating the difference in thermal contraction when the temperature is ℃, the thermal expansion coefficient α of silicon pellets is α=7.3×10 -6
℃ -1 , so it shrinks by about 11 μm, while copper α=
Since the temperature is 17.0×10 -6 °C -1 , it shrinks by about 25.5 μm, and the difference in thermal shrinkage between the two is about 14 μm. According to such a difference in thermal shrinkage, the silicon pellet should be warped in a convex shape, but this distortion is alleviated by the elastic and plastic deformation of the solder layer, and in reality it is not long enough to cause a crack. It does not reach. However, when the silicon pellet becomes larger than approximately 7 mm, the strain becomes large due to the difference in thermal contraction between copper and silicon, and the stress applied to the silicon pellet exceeds its elastic limit, causing it to collapse during cooling after die bonding or afterwards. Pellet cracks occur during the temperature cycling of the process. For this reason, conventionally, die bonding has been carried out between the copper material and the silicon pellet through a thermal buffer plate such as a Mo plate or W plate, which has a coefficient of thermal expansion α close to that of silicon. To explain this with reference to FIG. 1, it consists of a pellet 1, a Mo plate 2 for thermal buffering, a copper plate 3 serving as a collector electrode, a ceramic liquid-absorbing plate 4, and a copper base 5 for heat dissipation, and these include solder layers 7 to 10, etc. It is fixed by. In this case, the silicon pellet is 10mm
Assuming that the soldering temperature is 275℃,
In the same way as above, silicon pellet 1 and Mo
When calculating the difference in thermal contraction between the plate 2 and the plate 2, the thermal expansion coefficient α of Mo is 4.9 to 5.1×10 −6 ° C. −1 , so the difference in thermal contraction is approximately 5.4 μm. Similar Mo plate 2 and copper plate 3
The difference in thermal shrinkage between the two is approximately 30 μm. Therefore, the stress applied to the silicon pellet is small, so no cracks occur, and the Mo plate is subjected to a large stress, but it has a large longitudinal elastic modulus and is much thicker than the silicon pellet, with a thickness of 0.5 to 1.0 mm or more. Because it is thick, it is possible to suppress the occurrence of cracks and warping. As described above, when semiconductor pellets are directly die-bonded to a copper material, there is a risk that distortion or cracks may occur in the pellets. In addition, Mo board and W
When die bonding is performed through a thermal buffer plate such as a plate, when the semiconductor element is actually operated and generates heat, a loss occurs in thermal conductivity due to the thermal buffer plate. Also
Since Mo boards are expensive, it is inevitable that the cost of the equipment will increase. (Problems to be Solved by the Invention) An object of the present invention is to provide a semiconductor device including a conductive material made of copper or a copper alloy, in which the substantial coefficient of thermal expansion of the copper material is close to that of the semiconductor pellet. It is in. Another object is to provide a semiconductor device that can be directly die-bonded to a copper material without causing distortion or cracks in the pellet, even if the semiconductor pellet is particularly large in size, and to provide a semiconductor device that can be die-bonded directly to a copper material, even if it is a large-sized semiconductor pellet. The object of the present invention is to provide a semiconductor device with good characteristics. [Structure of the Invention] (Means for Solving the Problems) Copper and a nonmetallic refractory material such as ceramics have already been placed in contact with each other, and a eutectic produced by heating in a reactive atmosphere has been utilized. It is known that the two can be strongly joined, that a circuit pattern can be formed from the joined material, and that this method can be used to create an airtight seal between nonmetallic refractory materials (Japanese Patent Laid-Open No. 49/1999).
−17381). Furthermore, the present inventors have confirmed that copper or copper alloy containing an appropriate amount of oxygen and a nonmetallic refractory material are bonded by a similar eutectic even when contact heating is performed in an inert gas atmosphere. There is. The present inventors have found that the coefficient of thermal expansion of copper bonded to a nonmetallic refractory material by such eutectic material is extremely close to that of semiconductor pellets such as silicon, and that large-sized pellets with a diameter of 40 mm without intervening thermal buffer plates can be used. The present inventors have discovered that pellet cracks do not occur even when the pellets are die-bonded directly onto the copper surface of a bonding substrate, and that heat dissipation from the pellets is improved, and the present invention has been completed. That is, the semiconductor device of the present invention is as described in the claims.
The first to third conductive materials made of copper or copper alloy having a thickness of The first feature is that it has a laminated substrate bonded via a cuprous oxide eutectic. Of the first to third conductive materials bonded to the laminated board, a heat sink is bonded to the copper or copper alloy surface of the first conductive material bonded to the first surface of the nonmetallic fireproof material plate by soldering or welding. The copper or copper alloy of the second conductive material bonded to the second surface of the nonmetallic refractory material plate is loaded with at least one semiconductor pellet with a diameter of 7 mm or more by soldering or welding, and the second conductive material is bonded to the second surface of the nonmetallic refractory material plate. The copper or copper alloy surface of the third conductive material joined to the semiconductor pellet is electrically connected to the semiconductor pellet by a lead wire, and external terminals are connected to the second conductive material and the third conductive material, respectively. This is the second characteristic. The second invention of claim 2 is provided with a plurality of sets of second and third conductive materials corresponding to a plurality of element units, and the third invention of claim 3 is a non-conductive material. A first conductive material having the same shape as the first conductive material is bonded to the entire first surface of the metal refractory material plate. (Function) The function of the present invention will be specifically explained below. First, a eutectic produced by heating will be explained using a eutectic of copper and oxygen as an example. Oxygen 0.008% by weight
When copper containing less than 0.39% by weight is heated to 1065°C, a eutectic of α-copper and Cu 2 O (oxygen content at that temperature is 0.39% by weight) and solid α-copper coexist. This coexistence state is maintained within the range of 1065 to 1083°C. In this state of coexistence, the copper sheet retains its original shape and its surface becomes wetted by the eutectic. If this coexisting copper conductive material (sheet) is brought into contact with a nonmetallic refractory material plate such as ceramic and cooled, the eutectic on the surface of the sheet becomes a eutectic of α copper and Cu 2 O. The copper sheet can then be bonded to the ceramic. As such a eutectic, in addition to the above-mentioned copper/oxygen eutectic, it is disclosed in JP-A No. 17381/1989 that eutectic with copper/phosphorus, copper/sulfur, and other elements can be used. Further, instead of copper, copper alloys with beryllium, nickel, silver, aluminum, zinc, tin, lead, etc. can also be used. Elements such as oxygen for eutectic formation are disclosed in JP-A-49
Although it may be supplied from a reactive gas atmosphere as in No. 17381, copper containing 0.008% by weight or more and less than 0.39% by weight of oxygen is pre-contained in a copper sheet so that it is heated in a non-reactive atmosphere. It is easier to mass-produce this method, and a high-quality bonded substrate can be obtained. Non-metallic refractory materials include alumina, beryllia, forsterite, zircon, magnesia,
Examples include quartz, spinel, etc., and eutectic exhibits good bonding to all these nonmetallic refractory materials. Among the above, those whose thermal expansion coefficient is close to or smaller than that of semiconductor pellets are preferred. In the semiconductor device shown in FIG.
is a 96% Al 2 O 3 ceramic plate (thickness 1.0 mm) 21
Electrolytic copper foil with an oxygen content of 0.04% by weight (thickness 250μ
m) 22 in close contact with each other, placed in a conveyor-type heating furnace, held at 1070℃ for 10 minutes in a N2 stream, slowly cooled, and taken out.The copper foil is firmly bonded to the ceramic plate. It is. When the thermal expansion coefficient α of the copper surface on this substrate 20 was measured, it was approximately 11×10 −6 ° C. −1 . This is due to alumina where α=7.7×10 -6 ℃ -1 .
= 17.0×10 -6 °C -1 copper has a substantially lower coefficient of thermal expansion. Calculating the difference in thermal contraction at a temperature difference of 250°C between the copper on the substrate, which has a coefficient of thermal expansion of 11×10 -6 °C -1 , and the silicon pellet with a diameter of 15 mm, it is approximately 14 μm. If the value is around this level, it can be expected that pellet cracks will not occur. And it did not break even after actual die bonding, and the temperature cycle test (-55℃ to 150℃)
However, no abnormality in the characteristics of the semiconductor device was observed. The reduction in the coefficient of thermal expansion of the copper on the substrate is primarily determined by the thickness of the copper sheet and the thickness of the ceramic plate. The decrease is almost the same depending on the type of eutectic, and the level only differs depending on the type of copper/copper alloy or ceramic. Figure 3 shows alumina (1
The relationship between the coefficient of thermal expansion when the copper thickness is changed is shown using the mm thickness curve A and the 2 mm thickness curve B. As can be seen in Figure 3, when the copper thickness becomes less than 0.6 mm (probably because it exceeds the elastic limit of copper), the coefficient of thermal expansion approaches that of ceramic. Therefore, an example of the most preferable combination of copper and ceramic is a combination of 2 mm thick ceramic and 50 μm thick copper foil,
In this case, it has been found that if the pellets are soldered ideally so that no distortion occurs, it is possible to die-bond pellets with a diameter of 40 mm or more without a thermal buffer plate. Next, the copper thickness is 1 mm, which is the same thickness as ceramic.
When this copper is bonded to one side of ceramic, ±
Warpage of about 1% occurs. When the copper thickness exceeds the ceramic thickness, the warpage becomes even greater and pellet cracks occur. One countermeasure in this case is to simultaneously bond copper foils 22 and 23 (preferably the two copper foils have the same thickness) to both sides of the ceramic plate to prevent warping, as shown in Figure 2. It can be avoided. Another measure is
In order to bond 1 mm thick copper, it is also possible to stack and bond two 0.5 mm thick copper foils. However, when bonding copper on both sides, if the thickness of the copper is much thicker than the thickness of the ceramic, of course there will be no warping, but there is a risk of damage to the ceramic plate during die bonding or subsequent temperature cycling. The type of semiconductor pellet to be die bonded in the present invention is not limited. This is because the present invention takes advantage of copper's altered coefficient of thermal expansion. And also soldering, eutectic bonding, brazing, organic adhesive bonding, etc.
The present invention is not limited by the die bonding method either. Table 1 shows specific ranges of combinations of pellet size, copper thickness, and ceramic thickness that have been confirmed to be practical in terms of not causing cracks or warping of pellets or ceramic plates.
【表】【table】
【表】
このように、本発明の基板上の銅は、共晶によ
つて接合されたものであるので、基板上の銅の熱
膨脹係数が非金属耐火材料板の熱膨脹係数に近づ
いたものとなり、半導体ペレツトの熱膨脹係数と
の関係において利用することができる。その利用
の一つとして、従来熱緩衝板を介さずに銅に直接
ダイボンデイングできるシリコンペレツトのサイ
ズが約6mm以下であつたものが、約7mm口以上例
えば40mm口のものを銅に直ダイボンデイングする
ことができる。このことは工程の単純化、高価な
Mo板の不要化など半導体装置のコストダウンに
寄与するところが大きい。
さらに本発明の装置は、熱緩衝板がないこと及
び銅と絶縁層であるセラミツク板との間に、はん
だ層など固着層がないことのために、ペレツト下
の銅が比較的薄いものであつても、熱伝導性が高
く、ペレツトからの熱放散性がよい。
具体的に説明すると、第4図aに示す従来例の
熱抵抗Rth(J-C)=0.17〜0.22℃/W、第4図bに示
す参考例の熱抵抗Rth(J-C)=0.30〜0.36℃/W、第
4図cの実施例の熱抵抗Rth(J-C)=0.22〜0.26℃/
Wであつた。ただし、41は13.6mm口のシリコン
ペレツト、42は0.5mm厚のMo板、43は3.5mm
厚のCu板、44は05mm厚のアルミナ板、45は
3mm厚のCuベース、46はCuシート、0.25mm/
アルミナ板0.5/Cuシート0.25mm組合せの本発明
による共晶接合基板であり、Sは固着はんだ層で
ある。
(実施例)
本発明装置の実施例として第5図aの回路構成
のものを第5図bの構造とした電力用モジユール
を挙げる。
すなわち、第5図bにおいて、第2図の場合と
同様に、基板20は、96%Al2O3のセラミツク板
(厚さ1.0mm)21に、導通材として酸素含有量
0.04重量%の電解銅箔(厚さ250μm)を密着させ
て、コンベアー式加熱炉中に仕込み、N2気流中
1070℃に10分間保持し、徐冷し取り出して得たも
ので、銅箔がセラミツク板に強固に接合したもの
である。接合した導通材は、セラミツク板の第二
面において、第2導通材22、第3導通材24及
び第3導通材25の組並びに第2導通材22′、
第3導通材24′及び第3導通材25′の組であ
り、またセラミツク板の第一面(裏面)の全面に
おいて、第1導通材(第2図における23)が接
合されている。
1,1′はそれぞれ第5図aにおける一点鎖線
で囲んだ範囲の素子回路を形成した半導体ペレツ
トである。半導体ペレツト1,1′は、第5図b
に示されるように、それぞれ第2導通材22,2
2′に半田接合され、ペレツト1,1′の所定電極
パツドは第3導通材24,24′及び第3導通材
25,25′にリードワイヤで接続される。なお
C1,C2は第2導通材に接続された外部端子であ
り、B1,B2,E1,E2は第3導通材に接続された
外部端子である。
この際に、第2導通材22の引出し部、第3導
通材24及び第3導通材25の導通材の組は、半
導体ペレツト1の周囲の基板各辺に沿つて配置さ
れるとともに、第3導通材24及び第3導通材2
5にかかるリードワイヤをそれぞれ一方向にほぼ
平行に揃えて打つこと、さらに同一配置の導通材
22′,24′,25′を整列させて構成すること
が、複数素子モジユールを簡単な形状の外部端子
によつて接続するうえで好ましい。
[発明の効果]
本発明の半導体装置によれば、特に銅又は銅合
金の導通材が酸化第一銅共晶によつて非金属耐火
材料板に接合された基板における銅又は銅合金表
面の熱膨脹係数が実質的に低下するので、銅又は
銅合金面に熱緩衝板を介さずに半導体ペレツトを
ダイボンデイングしてもペレツトクラツクを生ず
るおそれがなく、ペレツトに発生する熱の放散も
よく、製作工程が簡単となり、高価な熱緩衝板を
必要としないなど数々の利点を生ずる。[Table] As described above, since the copper on the substrate of the present invention is bonded by eutectic, the coefficient of thermal expansion of the copper on the substrate approaches that of the nonmetallic refractory material plate. , can be utilized in relation to the coefficient of thermal expansion of the semiconductor pellet. One of its uses is that conventional silicon pellets with a size of about 6 mm or less, which could be directly die bonded to copper without going through a thermal buffer plate, can now be directly die bonded to copper with a diameter of about 7 mm or more, for example, 40 mm. Can be bonded. This simplifies the process and reduces expensive
This greatly contributes to reducing the cost of semiconductor devices by eliminating the need for Mo plates. Furthermore, since the device of the present invention does not have a thermal buffer plate and there is no adhesive layer such as a solder layer between the copper and the ceramic plate serving as the insulating layer, the copper under the pellet is relatively thin. However, it has high thermal conductivity and good heat dissipation from the pellets. Specifically, the thermal resistance R th(JC) of the conventional example shown in FIG. 4a is 0.17 to 0.22°C/W, and the thermal resistance R th(JC) of the reference example shown in FIG. °C/W, thermal resistance R th(JC) of the example shown in Fig. 4c = 0.22 to 0.26 °C/
It was W. However, 41 is a silicon pellet with a 13.6mm opening, 42 is a 0.5mm thick Mo plate, and 43 is 3.5mm.
Thick Cu plate, 44 is 0.5mm thick alumina plate, 45 is 3mm thick Cu base, 46 is Cu sheet, 0.25mm/
This is a eutectic bonded substrate according to the present invention consisting of a 0.5 mm alumina plate/0.25 mm Cu sheet, and S is a fixed solder layer. (Example) As an example of the device of the present invention, a power module having the circuit configuration shown in FIG. 5a and the structure shown in FIG. 5b will be described. That is , in FIG. 5b, as in the case of FIG .
A 0.04% by weight electrolytic copper foil (thickness 250 μm) was placed in close contact with the copper foil, placed in a conveyor type heating furnace, and placed in a N2 gas stream.
It was obtained by holding it at 1070℃ for 10 minutes, slowly cooling it, and then taking it out.The copper foil was firmly bonded to the ceramic plate. The joined conductive materials include, on the second surface of the ceramic plate, a set of second conductive material 22, third conductive material 24, and third conductive material 25, and second conductive material 22',
This is a set of third conductive material 24' and third conductive material 25', and the first conductive material (23 in FIG. 2) is bonded to the entire first surface (back surface) of the ceramic plate. Reference numerals 1 and 1' designate semiconductor pellets each forming an element circuit within the range surrounded by the dashed line in FIG. 5a. The semiconductor pellets 1, 1' are shown in FIG. 5b.
As shown in FIG.
2', and predetermined electrode pads of pellets 1, 1' are connected to third conductive members 24, 24' and third conductive members 25, 25' by lead wires. In addition
C 1 and C 2 are external terminals connected to the second conductive material, and B 1 , B 2 , E 1 , and E 2 are external terminals connected to the third conductive material. At this time, the set of conductive members, that is, the lead-out portion of the second conductive member 22, the third conductive member 24, and the third conductive member 25, are arranged along each side of the substrate around the semiconductor pellet 1, and Conductive material 24 and third conductive material 2
By aligning the lead wires 5 in parallel in one direction and arranging the conductive members 22', 24', and 25' in the same arrangement, the multi-element module can be made into an external structure with a simple shape. Preferable for connecting via terminals. [Effects of the Invention] According to the semiconductor device of the present invention, thermal expansion of the surface of copper or copper alloy in a substrate in which a conductive material of copper or copper alloy is bonded to a nonmetallic refractory material plate by cuprous oxide eutectic is particularly effective. Since the coefficient is substantially reduced, there is no risk of pellet cracking even when semiconductor pellets are die-bonded to the copper or copper alloy surface without a thermal buffer plate, and the heat generated in the pellets is well dissipated, making the manufacturing process easier. It is simple and has many advantages, such as not requiring an expensive thermal buffer plate.
第1図は熱緩衝板が必要な従来例の半導体装置
を示す側面図、第2図は本発明の実施例の半導体
装置の側面図、第3図は本発明における銅厚−セ
ラミツク厚−基板上銅面熱膨脹係数の関係を示す
グラフ、第4図は従来例(同図a)、参考例(同
図b)、実施例(同図c)、の熱抵抗試験試料の説
明図、第5図は本発明の実施例の回路構成図(同
図a)及び分解斜視図(同図b)である。
1,1′……半導体ペレツト、5……放熱板、
20……積層基板、21……非金属耐火材料板、
22,22′……第2導通材、23……第1導通
材、24,24′,25,25′……第3導通材、
C1,C2,B1,B2,E1,E2……外部端子。
FIG. 1 is a side view showing a conventional semiconductor device that requires a thermal buffer plate, FIG. 2 is a side view of a semiconductor device according to an embodiment of the present invention, and FIG. 3 is a side view of a semiconductor device according to an embodiment of the present invention. A graph showing the relationship between the coefficient of thermal expansion of the upper copper surface, Fig. 4 is an explanatory diagram of the thermal resistance test samples of the conventional example (a in the same figure), the reference example (b in the same figure), and the example (c in the same figure), Fig. 5 The figures are a circuit configuration diagram (a in the same figure) and an exploded perspective view (b in the same figure) of an embodiment of the present invention. 1, 1'... Semiconductor pellet, 5... Heat sink,
20... Laminated board, 21... Nonmetallic fireproof material plate,
22, 22'... second conductive material, 23... first conductive material, 24, 24', 25, 25'... third conductive material,
C 1 , C 2 , B 1 , B 2 , E 1 , E 2 ...external terminals.
Claims (1)
の第1導通材における第1面を接触させて配置
し、非酸化雰囲気中で加熱して生成する酸化第一
銅共晶を介して該非金属耐火材料板と該第1導通
材とを接合した積層基板と、 少なくとも1つの銅又は銅合金の第2導通材で
あつて、上記非金属耐火材料板の第二面に該第2
導通材の第1面を接触させて配置し、非酸化雰囲
気中で加熱して生成する酸化第一銅共晶を介して
該非金属耐火材料板に接合したものと、 少なくとも1つの銅又は銅合金の第3導通材で
あつて、上記第2導通材と隔離するとともに上記
非金属耐火材料板の第二面に該第3導通材の第1
面を接触させて配置し、非酸化雰囲気中で加熱し
て生成する酸化第一銅共晶を介して該非金属耐火
材料板に接合したものと、 上記第1導通材の第2面に半田又は溶接により
接合した放熱板と、 上記第2導通材の第2面に半田又は溶接により
搭載した少なくとも1つの7mm口以上の半導体ペ
レツトと、 上記半導体ペレツトと上記第3導通材とを接続
する少なくとも1つのリードワイヤと、 上記第2導通材に接続された外部端子と、上記
第3導通材に接続された外部端子とを具備し、 前記第1乃至第3導通材が0.25〜0.5mmの厚さ
を有するとともに、前記非金属耐火材料板が前記
第1導通材乃至第3導通材の厚さよりも厚いこと
を特徴とする半導体装置。 2 非金属耐火材料板の第一面に、銅又は銅合金
の第1導通材における第1面を接触させて配置
し、非酸化雰囲気中で加熱して生成する酸化第一
銅共晶を介して該非金属耐火材料板と該第1導通
材とを接合した積層基板と、 上記第1導通材の第2面に半田又は溶接により
接合した放熱板と、 上記積層基板上に複数の部材組合せ単位が構成
され、該部材組合せ単位が、 少なくとも1つの銅又は銅合金の第2導通材で
あつて、上記非金属耐火材料板の第二面に該第2
導通材の第1面を接触させて配置し、非酸化雰囲
気中で加熱して生成する酸化第一銅共晶を介して
該非金属耐火材料板に接合したものと、 少なくとも1つの銅又は銅合金の第3導通材で
あつて、上記第2導通材と隔離するとともに上記
非金属耐火材料板の第二面に該第3導通材の第1
面を接触させて配置し、非酸化雰囲気中で加熱し
て生成する酸化第一銅共晶を介して該非金属耐火
材料板に接合したものと、 上記第2導通材の第2面に半田又は溶接により
搭載した少なくとも1つの7mm口以上の半導体ペ
レツトと、 上記半導体ペレツトと上記第3導通材とを接続
する少なくとも1つのリードワイヤと、 上記第2導通材に接続された外部端子と、上記
第3導通材に接続された外部端子とを具備し、 前記第1乃至第3導通材が0.25〜0.5mmの厚さ
を有するとともに、前記非金属耐火材料板が前記
第1導通材乃至第3導通材の厚さよりも厚いこと
を特徴とする半導体装置。 3 非金属耐火材料板の第一面に、銅又は銅合金
の第1導通材における第1面を接触させて配置
し、非酸化雰囲気中で加熱して生成する酸化第一
銅共晶を介して該非金属耐火材料板と該第1導通
材とを接合した積層基板と、 少なくとも1つの銅又は銅合金の第2導通材で
あつて、上記非金属耐火材料板の第二面に該第2
導通材の第1面を接触させて配置し、非酸化雰囲
気中で加熱して生成する酸化第一銅共晶を介して
該非金属耐火材料板に接合したものと、 少なくとも1つの銅又は銅合金の第3導通材で
あつて、上記第2導通材と隔離するとともに上記
非金属耐火材料板の第二面に該第3導通材の第1
面を接触させて配置し、非酸化雰囲気中で加熱し
て生成する酸化第一銅共晶を介して該非金属耐火
材料板に接合したものと、 上記第1導通材の第2面に半田又は溶接により
接合した放熱板と、 上記第2導通材の第2面に半田又は溶接により
搭載した少なくとも1つの7mm口以上の半導体ペ
レツトと、 上記半導体ペレツトと上記第3導通材とを接続
する少なくとも1つのリードワイヤと、 上記第2導通材に接続された外部端子と、上記
第3導通材に接続された外部端子とを具備し、 前記第1乃至第3導通材が0.25〜0.5mmの厚さ
を有するとともに、前記非金属耐火材料板が前記
第1乃至第3導通材の厚さよりも厚く、さらに前
記第1導通材が前記非金属耐火材料板と同形のシ
ートであることを特徴とする半導体装置。[Claims] 1. The first surface of the first conductive material made of copper or copper alloy is placed in contact with the first surface of the nonmetallic refractory material plate, and the oxidized metal is heated in a non-oxidizing atmosphere. a laminated board in which the nonmetallic refractory material plate and the first conductive material are bonded via a single copper eutectic, and a second conductive material made of at least one copper or copper alloy, the second conductive material being a second conductive material of the nonmetallic refractory material plate; The second one on two sides
The first surface of the conductive material is placed in contact with the non-metallic refractory material plate through a cuprous oxide eutectic produced by heating in a non-oxidizing atmosphere, and at least one copper or copper alloy. a third conductive material, which is separated from the second conductive material, and a first conductive material of the third conductive material on the second surface of the nonmetallic refractory material plate;
The second surface of the first conductive material is bonded to the nonmetallic refractory material plate through a cuprous oxide eutectic produced by heating in a non-oxidizing atmosphere, and solder or A heat dissipation plate joined by welding; at least one semiconductor pellet having a diameter of 7 mm or more mounted on the second surface of the second conductive material by soldering or welding; and at least one semiconductor pellet connecting the semiconductor pellet and the third conductive material. one lead wire, an external terminal connected to the second conductive material, and an external terminal connected to the third conductive material, and the first to third conductive materials have a thickness of 0.25 to 0.5 mm. What is claimed is: 1. A semiconductor device characterized in that the nonmetallic refractory material plate is thicker than the first conductive material to the third conductive material. 2. Place the first surface of the first conductive material of copper or copper alloy in contact with the first surface of the nonmetallic refractory material plate, and heat it in a non-oxidizing atmosphere to form a cuprous oxide eutectic. a laminated board in which the non-metallic fireproof material plate and the first conductive material are joined together, a heat dissipation plate joined to the second surface of the first conductive material by soldering or welding, and a plurality of component combination units on the laminated board. is constructed, and the member combination unit is at least one second conductive material of copper or copper alloy, and the second conductive material is attached to the second surface of the non-metallic refractory material plate.
The first surface of the conductive material is placed in contact with the non-metallic refractory material plate through a cuprous oxide eutectic produced by heating in a non-oxidizing atmosphere, and at least one copper or copper alloy. a third conductive material, which is separated from the second conductive material, and a first conductive material of the third conductive material on the second surface of the nonmetallic refractory material plate;
The second conductive material is bonded to the nonmetallic refractory material plate via a cuprous oxide eutectic produced by heating in a non-oxidizing atmosphere, and the second conductive material is bonded to the second surface with solder or At least one semiconductor pellet with a diameter of 7 mm or more mounted by welding, at least one lead wire connecting the semiconductor pellet and the third conductive material, an external terminal connected to the second conductive material, and the third conductive material. and an external terminal connected to a third conductive material, wherein the first to third conductive materials have a thickness of 0.25 to 0.5 mm, and the nonmetallic refractory material plate connects the first to third conductive materials. A semiconductor device characterized by being thicker than the material itself. 3 The first surface of the first conductive material of copper or copper alloy is placed in contact with the first surface of the nonmetallic refractory material plate, and the first surface of the first conductive material of copper or copper alloy is placed in contact with the first surface of the nonmetallic refractory material plate, and the first surface is heated in a non-oxidizing atmosphere to form a cuprous oxide eutectic. a laminated substrate in which the non-metallic refractory material plate and the first conductive material are joined together, and at least one second conductive material of copper or copper alloy, the second conductive material being connected to the second surface of the non-metallic refractory material plate;
The first surface of the conductive material is placed in contact with the non-metallic refractory material plate through a cuprous oxide eutectic produced by heating in a non-oxidizing atmosphere, and at least one copper or copper alloy. a third conductive material, which is separated from the second conductive material, and a first conductive material of the third conductive material on the second surface of the nonmetallic refractory material plate;
The second surface of the first conductive material is bonded to the nonmetallic refractory material plate through a cuprous oxide eutectic produced by heating in a non-oxidizing atmosphere, and solder or A heat dissipation plate joined by welding; at least one semiconductor pellet having a diameter of 7 mm or more mounted on the second surface of the second conductive material by soldering or welding; and at least one semiconductor pellet connecting the semiconductor pellet and the third conductive material. one lead wire, an external terminal connected to the second conductive material, and an external terminal connected to the third conductive material, and the first to third conductive materials have a thickness of 0.25 to 0.5 mm. and the nonmetallic refractory material plate is thicker than the first to third conductive materials, and the first conductive material is a sheet having the same shape as the nonmetallic refractory material plate. Device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56200980A JPS58102532A (en) | 1981-12-15 | 1981-12-15 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56200980A JPS58102532A (en) | 1981-12-15 | 1981-12-15 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58102532A JPS58102532A (en) | 1983-06-18 |
| JPH0376578B2 true JPH0376578B2 (en) | 1991-12-05 |
Family
ID=16433508
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56200980A Granted JPS58102532A (en) | 1981-12-15 | 1981-12-15 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58102532A (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6089935A (en) * | 1983-10-21 | 1985-05-20 | Hitachi Ltd | Semiconductor device |
| JP3445511B2 (en) * | 1998-12-10 | 2003-09-08 | 株式会社東芝 | Insulating substrate, method of manufacturing the same, and semiconductor device using the same |
| JP3852858B1 (en) | 2005-08-16 | 2006-12-06 | 株式会社日立製作所 | Semiconductor radiation detector, radiation detection module and nuclear medicine diagnostic apparatus |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3766634A (en) * | 1972-04-20 | 1973-10-23 | Gen Electric | Method of direct bonding metals to non-metallic substrates |
| JPS55128837A (en) * | 1979-03-28 | 1980-10-06 | Nec Corp | Base for mounting semiconductor chip |
-
1981
- 1981-12-15 JP JP56200980A patent/JPS58102532A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58102532A (en) | 1983-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4556899A (en) | Insulated type semiconductor devices | |
| US4577056A (en) | Hermetically sealed metal package | |
| JP5214936B2 (en) | Semiconductor device | |
| JPH0455339B2 (en) | ||
| JPH04162756A (en) | Semiconductor module | |
| KR102359146B1 (en) | Resistor device and method for producing resistor device | |
| JP6201297B2 (en) | Power module substrate with copper plate and method for manufacturing power module substrate with copper plate | |
| JP2017212362A (en) | Circuit board assembly, electronic device assembly, method for manufacturing circuit board assembly, and method for manufacturing electronic device | |
| JPH0376578B2 (en) | ||
| JP2009147123A (en) | Semiconductor device and manufacturing method thereof | |
| JP3631638B2 (en) | Mounting structure of semiconductor device package | |
| JP2012064616A (en) | Storage package for high heat radiation type electronic component | |
| JP2000252392A (en) | Semiconductor element mounting wiring board and its mounting structure | |
| KR102935000B1 (en) | Wireless power module of double-faced cooling type and method of manufacturing the same | |
| KR102924252B1 (en) | Double-sided heat dissipation semiconductor package and manufacturing method of the same | |
| JPS62781B2 (en) | ||
| JPH07211822A (en) | Package for storing semiconductor devices | |
| JPH06196585A (en) | Circuit board | |
| JP2004134703A (en) | Circuit board with terminals | |
| JPS6334962A (en) | Structure for package | |
| JP2006041288A (en) | Electronic component storage package and electronic device | |
| JP2849865B2 (en) | Heat radiator manufacturing method | |
| JPS5982734A (en) | Insulation type semiconductor device | |
| JPS63228741A (en) | Package for containing semiconductor element | |
| JP3692215B2 (en) | Wiring board mounting structure |