JPH0423337U - - Google Patents
Info
- Publication number
- JPH0423337U JPH0423337U JP6565790U JP6565790U JPH0423337U JP H0423337 U JPH0423337 U JP H0423337U JP 6565790 U JP6565790 U JP 6565790U JP 6565790 U JP6565790 U JP 6565790U JP H0423337 U JPH0423337 U JP H0423337U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- power
- transmitter
- clock
- input port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 7
- 230000001186 cumulative effect Effects 0.000 description 1
Landscapes
- Electric Clocks (AREA)
- Transmitters (AREA)
Description
第１図はこの考案の一実施例による送信機のヒ
ーター予熱タイマ回路のブロツク図、第２図はこ
の考案の他の実施例を示す送信機のヒーター予熱
タイマ回路のブロツク図、第３図はこの考案の第
２の他の実施例を示す送信機のヒーターＯＮ積算
時間計機能をあわせ持つ送信機のヒーター予熱タ
イマ回路を示す図、第４図は本考案の実施例にお
ける停電検出時のフローチヤート、第５図は本考
案の実施例における起動時のフローチヤート、第
６図はバツテリバツクアツプ回路の回路図、第７
図は本考案の第２の他の実施例における停電検出
時のフローチヤート、第８図は本考案の第２の他
の実施例における起動時のフローチヤート、第９
図は本考案の第２の他の実施例における周期的処
理のフローチヤート、第１０図は従来の送信機の
ヒーター予熱タイマ回路のブロツク図、第１１図
は従来例の動作タイムチヤート。
１は送信機のヒーター電源、１０はマイクロプ
ロセサ、１１は入力ポートＬＳＩ、１３はメモリ
、１４は電源断検出回路、１５は時計計ＬＳＩ、
１６はバツテリバツクアツプ回路、１７は時間表
示器。なお図中同一符号は同一、または相当部分
を示す。
Fig. 1 is a block diagram of a heater preheating timer circuit of a transmitter according to one embodiment of this invention, Fig. 2 is a block diagram of a heater preheating timer circuit of a transmitter showing another embodiment of this invention, and Fig. 3 is a block diagram of a heater preheating timer circuit of a transmitter according to another embodiment of this invention. A diagram showing a heater preheating timer circuit of a transmitter that also has a transmitter heater ON cumulative time meter function showing a second other embodiment of this invention, FIG. 4 is a flowchart when a power outage is detected in an embodiment of this invention Figure 5 is a flowchart at startup in an embodiment of the present invention; Figure 6 is a circuit diagram of the battery backup circuit; Figure 7 is a circuit diagram of the battery backup circuit;
FIG. 8 is a flowchart at the time of power failure detection in the second other embodiment of the present invention; FIG. 8 is a flowchart at startup in the second other embodiment of the present invention;
10 is a block diagram of a heater preheating timer circuit of a conventional transmitter, and FIG. 11 is an operation time chart of a conventional transmitter. 1 is a transmitter heater power supply, 10 is a microprocessor, 11 is an input port LSI, 13 is a memory, 14 is a power failure detection circuit, 15 is a clock LSI,
16 is a battery backup circuit, and 17 is a time display. Note that the same reference numerals in the figures indicate the same or corresponding parts.
Claims (1)
Ｉと、停電を検出する電源断検出回路と、前記時
計ＬＳＩに無停電電圧を供給するバツテリバツク
アツプ回路と、前記入力ポートと時計ＬＳＩにバ
ス接続し前記電源断検出回路からのその割込入力
端子に接続したマイクロプロセサとを備えた送信
機のヒーター予熱タイマ回路。 Clock LS with input port and battery operation
I, a power-off detection circuit for detecting a power outage, a battery backup circuit for supplying uninterruptible voltage to the clock LSI, and an interrupt input from the power-off detection circuit connected to the input port and the clock LSI by a bus. A transmitter heater preheat timer circuit with a microprocessor connected to the terminal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6565790U JPH0423337U (en) | 1990-06-20 | 1990-06-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6565790U JPH0423337U (en) | 1990-06-20 | 1990-06-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0423337U true JPH0423337U (en) | 1992-02-26 |
Family
ID=31597681
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6565790U Pending JPH0423337U (en) | 1990-06-20 | 1990-06-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0423337U (en) |
-
1990
- 1990-06-20 JP JP6565790U patent/JPH0423337U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0423337U (en) | ||
| JPS62106523A (en) | Memory back-up circuit | |
| JPH02108119U (en) | ||
| GB2284322A (en) | Battery saving operation of a portable device | |
| JPH0318988Y2 (en) | ||
| JPH0410015A (en) | Power supply control system | |
| JPH04160420A (en) | Uninterruptible power supply unit | |
| JPS6387097A (en) | button telephone device | |
| JPS6025623Y2 (en) | electronic calculator | |
| JPS59136650U (en) | Copy machine power saving control device | |
| JPS6116630U (en) | Electronic devices with power-saving functions | |
| JPS6025002U (en) | Control device | |
| JP2523730Y2 (en) | Backup circuit for non-lock switch | |
| JPS5918743Y2 (en) | Electronics | |
| JPS6234343Y2 (en) | ||
| JPS5933539U (en) | programmable controller | |
| JPS6454127U (en) | ||
| JPH01173817U (en) | ||
| JPS6096799U (en) | Lighting control system main operation panel | |
| JPH01144923U (en) | ||
| JPH01164529U (en) | ||
| JPH02176920A (en) | Electronic apparatus | |
| JPS6454128U (en) | ||
| JPH04127308A (en) | Automatic resetting circuit of electronic device | |
| JPS6116632U (en) | Electronics |