JPH0423420A - Semiconductor processing device - Google Patents

Semiconductor processing device

Info

Publication number
JPH0423420A
JPH0423420A JP12840090A JP12840090A JPH0423420A JP H0423420 A JPH0423420 A JP H0423420A JP 12840090 A JP12840090 A JP 12840090A JP 12840090 A JP12840090 A JP 12840090A JP H0423420 A JPH0423420 A JP H0423420A
Authority
JP
Japan
Prior art keywords
housing
flow rate
clean air
casing
flow
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12840090A
Other languages
Japanese (ja)
Other versions
JP2847566B2 (en
Inventor
Hiroto Sakamoto
坂本 広人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to JP12840090A priority Critical patent/JP2847566B2/en
Publication of JPH0423420A publication Critical patent/JPH0423420A/en
Application granted granted Critical
Publication of JP2847566B2 publication Critical patent/JP2847566B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Coating Apparatus (AREA)
  • Ventilation (AREA)

Abstract

PURPOSE:To make it possible to form a desired clean air flow in a housing and hence improve the degree of cleanness and yield in the interior of the housing by installing a control mechanism which changes an opening area of an opening section and controls the flow rate of clean air to be introduced into the housing. CONSTITUTION:A flow rate control mechanism is installed to an opening section 2 which incorporates clean air into a hosing 1. More specifically, this mechanism called a flow rate control panel 4 is designed to slide along guide rails 3a and 3b and control the flow rate of clean air introduced into the housing by changing the opening area. Therefore, this construction makes it possible to prevent the excess and deficiency of the flow rate of clean air to be introduced in the housing or more particularly prevent the generation of turbulent flow in the housing when the flow rate exceeds a specified value. It is, therefore, possible to form a desired clean air flow in the housing 1, and improve the degree of cleanness in the housing 1 and enhance yield.

Description

【発明の詳細な説明】 [発明の目的] (産業上の利用分野) 本発明は、半導体処理装置に関する。[Detailed description of the invention] [Purpose of the invention] (Industrial application field) The present invention relates to semiconductor processing equipment.

(従来の技術) 一般に、半導体デバイスは精密写真転写技術を用いて製
造される。このような半導体製造工程においては、例え
ば半導体ウェハ等に塵埃が付着すると、不良発生の原因
となり、歩留りの低下を招くため、従来から各種処理は
清浄雰囲気とされたクリーンルーム内で行われている。
(Prior Art) Semiconductor devices are generally manufactured using precision phototransfer technology. In such semiconductor manufacturing processes, for example, if dust adheres to semiconductor wafers or the like, it may cause defects and reduce yields, so various processes have traditionally been performed in a clean room with a clean atmosphere.

このようなりリーンルームでは、天井から床に向けて清
浄気体流、いわゆるダウンフローが形成されている。そ
して、このダウンフローにより、クリーンルーム内で発
生した塵埃をクリーンルーム外に排出し、クリーンルー
ム内を清浄雰囲気に保つよう構成されている。
In such a lean room, a clean gas flow, a so-called downflow, is formed from the ceiling to the floor. This downflow discharges dust generated within the clean room to the outside of the clean room, thereby maintaining a clean atmosphere within the clean room.

また、上記クリーンルーム内には、半導体ウェハ等に各
種処理を施す半導体処理装置、例えば半導体ウェハにレ
ジスト液を塗布し、フォトレジスト膜を形成するレジス
ト塗布装置(コータ)や、上記フォトレジスト膜に所定
のパターンを露光する露光装置、露光後のフォトレジス
ト賜を現像する現像装置(デベロッパ)等が設けられて
いる。
The clean room also includes semiconductor processing equipment that performs various processes on semiconductor wafers, such as resist coating equipment (coater) that applies resist solution to semiconductor wafers and forms photoresist films, and An exposure device for exposing a pattern of light, a developing device (developer) for developing the exposed photoresist pattern, and the like are provided.

このような半導体処理装置では、各種処理を実施する機
構、例えば塗布機構、露光機構、現像機構、あるいは搬
送機構等が筐体内に収容されている。ところが、これら
の機構においても、その機械的摺動部等から塵埃が発生
するため、通常上記筐体の上面および底面には、クリー
ンルーム内のダウンフローを筐体内に取り入れて流通さ
せるための開口部が設けられている。つまり、クリーン
ルーム内のダウンフローを利用して筐体内で発生した塵
埃を排出し、筐体内を清浄雰囲気に保つよう構成されて
いる。
In such a semiconductor processing apparatus, mechanisms for performing various processes, such as a coating mechanism, an exposure mechanism, a developing mechanism, or a transport mechanism, are housed in a housing. However, even in these mechanisms, dust is generated from the mechanical sliding parts, etc., so there are usually openings on the top and bottom surfaces of the above-mentioned casing to take in and circulate the downflow from the clean room into the casing. is provided. In other words, the dust generated inside the housing is discharged using the downflow inside the clean room, and the inside of the housing is kept in a clean atmosphere.

(発明が解決しようとする課題) しかしながら、上述した半導体処理装置の筐体内には、
通常、複雑な形状の処理機構あるいは搬送機構等が設け
られており、例えば筐体内に取り込んだダウンフローが
筐体内に乱流を生じさせることがあり、筐体内に最適な
清浄気体流を形成し、筐体内を所望の清浄雰囲気に保つ
ことができないという問題があった。
(Problems to be Solved by the Invention) However, inside the casing of the above-mentioned semiconductor processing equipment,
Normally, a processing mechanism or a conveyance mechanism with a complicated shape is provided, and for example, downflow taken into the housing may cause turbulence within the housing, and it is difficult to form an optimal clean gas flow inside the housing. However, there was a problem in that it was not possible to maintain a desired clean atmosphere inside the housing.

本発明は、かかる従来の事情に対処してなされたもので
、筐体内に所望の清浄気体流を形成することができ、従
来に較べて筐体内の清浄度を向上させることにより、歩
留りの向上を図ることのできる半導体処理装置を提供し
ようとするものである。
The present invention has been made in response to such conventional circumstances, and is capable of forming a desired clean gas flow within the casing, and improves the yield by improving the cleanliness inside the casing compared to the past. The present invention aims to provide a semiconductor processing apparatus that can achieve the following.

[発明の構成] (課題を解決するための手段) すなわち本発明の半導体処理装置は、所定の処理機構を
収容する筐体上面に、該筐体内に清浄気体流を取り込む
開口部および上記筐体底部に排気口部を具備した半導体
処理装置において、前記開口部の開口面積を変化させ、
前記筐体に取り込む清浄気体の流量を調節する機構を設
けたことを特徴とする。
[Structure of the Invention] (Means for Solving the Problems) That is, the semiconductor processing apparatus of the present invention includes an opening for introducing a clean gas flow into the housing, and an opening for introducing a clean gas flow into the housing, on the upper surface of a housing that accommodates a predetermined processing mechanism. In a semiconductor processing apparatus equipped with an exhaust port at the bottom, changing the opening area of the opening,
The present invention is characterized in that a mechanism is provided for adjusting the flow rate of clean gas taken into the housing.

(作 用) 本発明の半導体処理装置では、筐体内に清浄気体流を取
り込む開口部に、開口面積を変化させ、筐体に取り込む
清浄気体の流量を調節する機構が設けられている。
(Function) In the semiconductor processing apparatus of the present invention, the opening that takes in the clean gas flow into the casing is provided with a mechanism that changes the opening area and adjusts the flow rate of the clean gas taken into the casing.

したがって、例えば筐体内に取り込む清浄気体の流量が
多過ぎて筐体内に乱流を生じさせる等、筐体内に取り込
む清浄気体の流量に過不足が生じることを防止すること
ができ、筐体内に所望の清浄気体流を形成して、筐体内
の清浄度を向上させることができる。
Therefore, it is possible to prevent excess or deficiency in the flow rate of clean gas taken into the housing, such as when the flow rate of clean gas taken into the housing is too large and causes turbulence inside the housing. The cleanliness inside the housing can be improved by forming a clean gas flow of .

(実施例) 以下、本発明を半導体ウェハにレジスト液を塗布するレ
ジスト塗布装置に適用した一実施例を図面を参照して説
明する。
(Embodiment) Hereinafter, an embodiment in which the present invention is applied to a resist coating apparatus for coating a semiconductor wafer with a resist solution will be described with reference to the drawings.

第1図に示すように、筐体1は、材質例えばステンレス
等から矩形容器状に形成されており、その内側には、後
述するようなレジスト塗布機構が設けられている。
As shown in FIG. 1, the casing 1 is made of a material such as stainless steel and has a rectangular container shape, and a resist coating mechanism as described below is provided inside the casing 1.

この筐体1の上面の一部には、クリーンルーム内の天井
から床に向けて形成されたダウンフロー(清浄気体流)
を筐体1内に取り入れるための開口2が規則正しく列を
なす如く複数形成されている。この間口2は、一定間隔
で規則正しく配列されていれば、例えば円形等どのよう
な形状でも良い。この実施例の場合、開口2は、はぼ長
方形状に形成されており、第2図に示すように、開口2
と開口2との間隔Aが、開口2の幅りとほぼ同じになる
ように、規則正しく配列されている。上記間隔A (=
D)は、例えば数センチ程度に設定される。
A downflow (clean gas flow) formed from the ceiling to the floor in the clean room is formed on a part of the upper surface of this housing 1.
A plurality of openings 2 are formed in regular rows for introducing the material into the housing 1. The openings 2 may have any shape, such as a circle, as long as they are regularly arranged at regular intervals. In this embodiment, the opening 2 is formed into a substantially rectangular shape, and as shown in FIG.
They are arranged regularly so that the distance A between the openings 2 and the openings 2 is approximately the same as the width of the openings 2. The above interval A (=
D) is set to, for example, several centimeters.

また、上記筐体1の上面には、断面コ字状に形成された
ガイドレール3 a % 3 bが、上記開口2の列の
方向に沿って、対向する如く設けられている。そして、
このガイドレール3a、3bに遊挿される如く、ガイド
レール3a、3bに沿ってスライドIIJ能に構成され
た流量制御板4が設けられでいる。
Further, guide rails 3 a % 3 b each having a U-shaped cross section are provided on the upper surface of the housing 1 so as to face each other along the direction of the row of the openings 2 . and,
A flow control plate 4 configured to be slidable is provided along the guide rails 3a, 3b so as to be loosely inserted into the guide rails 3a, 3b.

この流量制御板4は、上記筐体1と同様に例えばステン
レス等から構成されているが、重量が重くなることは好
ましくないため、薄板状に形成されている。また、この
流量制御板4には、上述した筐体1の開口2と同様な形
状および寸法の透孔5が開口2と同数形成されている。
The flow rate control plate 4 is made of, for example, stainless steel, like the case 1, but it is formed into a thin plate shape because it is undesirable for it to be heavy. Further, the flow rate control plate 4 is formed with the same number of through holes 5 having the same shape and size as the openings 2 of the casing 1 described above.

そして、第2図に示す如く、上記流量制御板4を矢印方
向にスライドさせることにより、筐体1の開口2と、流
量制御板4の透孔5との相対的な位置を調節し、開口面
積(図中斜線を付した領域)を変更することができるよ
う構成されている。つまり、開口2と透孔5とが一致す
るように重ね合せた状態で開口面積が最大となり、この
状態から開口2と透孔5の位置をずらすことにより、開
口面積を減少させることができるよう構成されている。
Then, as shown in FIG. 2, by sliding the flow rate control plate 4 in the direction of the arrow, the relative position between the opening 2 of the housing 1 and the through hole 5 of the flow rate control plate 4 is adjusted, and the opening It is configured so that the area (shaded area in the figure) can be changed. In other words, the opening area is maximized when the opening 2 and the through hole 5 are overlapped so that they match, and by shifting the positions of the opening 2 and the through hole 5 from this state, the opening area can be reduced. It is configured.

なお、第1図には、開口2の列を一つのみ示したが、従
来装置における清浄気体流取り込み用開口と同様に、開
口2の列は、筐体1の複数箇所に設けられており、これ
ら全てに上記流量制御板4が設けられている。また、筐
体1の底面には、筐体1内に取り込んだ清浄気体を排出
するための排出開口(図示せず)が設けられている。
Although only one row of openings 2 is shown in FIG. 1, the rows of openings 2 are provided at multiple locations in the housing 1, similar to the openings for intake of clean gas flow in conventional devices. , all of these are provided with the flow rate control plate 4. Furthermore, a discharge opening (not shown) for discharging clean gas taken into the housing 1 is provided on the bottom surface of the housing 1 .

また、第3図に示すように、上記筐体1内には、例えば
真空チャックによりその上面に被処理体としての半導体
ウェハ11を吸着保持し、回転駆動機構12によって、
この半導体ウェハ11を高速回転させるウェハ支持機構
13が設けられている。
Further, as shown in FIG. 3, a semiconductor wafer 11 as an object to be processed is suctioned and held on the upper surface of the housing 1 by, for example, a vacuum chuck, and a rotational drive mechanism 12 is used to
A wafer support mechanism 13 is provided that rotates the semiconductor wafer 11 at high speed.

さらに、上記ウェハ支持機構13の上部には、レジスト
供給ノズル14が設けられている。このレジスト供給ノ
ズル14は、レジスト液収容ボトル15内のレジスト液
を、所定量ずっ送出可能に構成されたレジスト液送出機
構16に接続されている。
Furthermore, a resist supply nozzle 14 is provided above the wafer support mechanism 13. The resist supply nozzle 14 is connected to a resist liquid delivery mechanism 16 configured to be able to continuously deliver a predetermined amount of the resist liquid in the resist liquid storage bottle 15.

また、ウェハ支持機構13の周囲には、このウェハ支持
機構]3を囲む如く、カップ17が設けられている。こ
のカップ17は、後述する如く半導体ウェハ11を高速
回転させた際に、レジスト液が周囲に飛散することを防
止するためのものである。
Further, a cup 17 is provided around the wafer support mechanism 13 so as to surround the wafer support mechanism]3. This cup 17 is for preventing the resist liquid from scattering around when the semiconductor wafer 11 is rotated at high speed as described later.

上記構成のこの実施例のレジスト塗布装置は、クリーン
ルーム内に配置される。そして、予め前述した如く筐体
1の上面の複数箇所に設けられた流量制御板4をスライ
ドさせ、゛開口2と透孔5の位置を調節することにより
、開口面積を変化させ、筐体1内に取り込まれる清浄気
体の流量が最適となるよう設定しておく。つまり、例え
ば筐体1内に取り込む清浄気体の流量が多過ぎて筐体1
内に乱流を生じさせたり、あるいは流量が不足して各部
に清浄気体が行き渡らないことのないようにして、筐体
]内に最適な清浄気体流が形成されるよう設定しておく
The resist coating apparatus of this embodiment having the above configuration is placed in a clean room. Then, as previously described, by sliding the flow rate control plates 4 provided at multiple locations on the top surface of the casing 1 and adjusting the positions of the openings 2 and the through holes 5, the opening area is changed, and the casing 1 The flow rate of clean gas taken into the tank should be set to be optimal. In other words, for example, if the flow rate of clean gas taken into the casing 1 is too large, the casing 1
The settings should be made so that an optimal clean gas flow is formed within the housing, without causing turbulence within the housing or preventing the clean gas from reaching various parts due to insufficient flow.

そして、例えば自動搬送装置等により、ウェハ支持機構
13上に半導体ウェハ11を配置し、レジスト液送出機
構16によりレジスト供給ノズル14から半導体ウェハ
11のほぼ中央部に所定量のレジスト液を供給するとと
もに、回転駆動機構12によって、この半導体ウェハ1
1を高速回転させ、遠心力により半導体ウェハ11全面
にレジスト液を拡散させて均一な厚さのレジスト膜を形
成する。
Then, the semiconductor wafer 11 is placed on the wafer support mechanism 13 using, for example, an automatic transfer device, and a predetermined amount of resist liquid is supplied from the resist supply nozzle 14 to the approximate center of the semiconductor wafer 11 by the resist liquid delivery mechanism 16. , this semiconductor wafer 1 is rotated by the rotational drive mechanism 12.
1 is rotated at high speed, and the resist solution is spread over the entire surface of the semiconductor wafer 11 by centrifugal force, thereby forming a resist film of uniform thickness.

この時、前述した如く、筐体1内に最適な清浄気体流が
形成されているので、例えば回転駆動機構12等で発生
した塵埃等は、この清浄気体流によって直ちに筐体1外
に排出され、筐体1内は清浄雰囲気に保たれる。このた
め、例えば回転駆動機構12等で発生した塵埃が乱流に
よって舞い上り、半導体ウェハ11表面に付着したり、
筐体1内の各部に清浄気体が行き渡らないため、筐体1
内に浮遊していた塵埃が落下して半導体ウェハ11表面
に付着したりすることを防止することかでき、塵埃付着
による不良発生を防IJ二して歩留りを向上させること
ができる。
At this time, as described above, an optimal clean gas flow is formed within the casing 1, so that, for example, dust generated in the rotational drive mechanism 12, etc., is immediately discharged out of the casing 1 by this clean gas flow. , the inside of the housing 1 is maintained in a clean atmosphere. For this reason, for example, dust generated in the rotation drive mechanism 12 or the like may be blown up by the turbulence and attached to the surface of the semiconductor wafer 11, or
Because clean gas is not distributed to each part of the case 1, the case 1
It is possible to prevent the dust floating inside the IJ from falling and adhering to the surface of the semiconductor wafer 11, thereby preventing the occurrence of defects due to the adhesion of dust and improving the yield.

なお、上記実施例では、本発明をレジスト塗布装置に適
用した実施例について説明したが、これは、特に、一連
のフォトリソグラフィー工程におけるパターン転写時に
、塵埃の付着が大きな問題となるためであるが、本発明
はかかる実施例に限定されるものではなく、あらゆる半
導体処理装置に適用することかできる。
In the above embodiment, the present invention was applied to a resist coating device, but this is because dust adhesion poses a major problem, especially during pattern transfer in a series of photolithography steps. However, the present invention is not limited to such embodiments, but can be applied to any semiconductor processing equipment.

[発明の効果] 以上説明したように、本発明の半導体処理装置によれば
、筐体内に所望の清浄気体流を形成することができ、従
来に較べて筐体内の清浄度を向上させることにより、歩
留りの向上を図ることができる。
[Effects of the Invention] As explained above, according to the semiconductor processing apparatus of the present invention, it is possible to form a desired clean gas flow inside the housing, and by improving the cleanliness inside the housing compared to the conventional case. , yield can be improved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例のレジスト塗布装置の要部構
成を示す図、第2図は第1図に示すレジスト塗布装置の
流量制御板の作用を説明するための図、第3図は第1図
に示すレジスト塗布装置の全体構成を示す図である。 1・・・・・・筐体、2・・・・・・開口、3a、3b
・・・・・・ガイドレ ル、 4・・・・・・流量制御板、 5・・・・・・透孔。 出願人  東京エレクトロン株式会社
FIG. 1 is a diagram showing the main part configuration of a resist coating apparatus according to an embodiment of the present invention, FIG. 2 is a diagram for explaining the operation of the flow control plate of the resist coating apparatus shown in FIG. 1, and FIG. 2 is a diagram showing the overall configuration of the resist coating apparatus shown in FIG. 1. FIG. 1... Housing, 2... Opening, 3a, 3b
...Guide rail, 4 ...Flow control plate, 5 ...Through hole. Applicant Tokyo Electron Ltd.

Claims (1)

【特許請求の範囲】[Claims] (1)所定の処理機構を収容する筐体上面に、該筐体内
に清浄気体流を取り込む開口部および上記筐体底部に排
気口部を具備した半導体処理装置において、 前記開口部の開口面積を変化させ、前記筐体に取り込む
清浄気体の流量を調節する機構を設けたことを特徴とす
る半導体処理装置。
(1) In a semiconductor processing device that includes an opening on the top surface of a casing that houses a predetermined processing mechanism for introducing a clean gas flow into the casing, and an exhaust port on the bottom of the casing, the opening area of the opening is A semiconductor processing apparatus comprising a mechanism for changing the flow rate of clean gas taken into the casing.
JP12840090A 1990-05-18 1990-05-18 Semiconductor processing equipment Expired - Lifetime JP2847566B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12840090A JP2847566B2 (en) 1990-05-18 1990-05-18 Semiconductor processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12840090A JP2847566B2 (en) 1990-05-18 1990-05-18 Semiconductor processing equipment

Publications (2)

Publication Number Publication Date
JPH0423420A true JPH0423420A (en) 1992-01-27
JP2847566B2 JP2847566B2 (en) 1999-01-20

Family

ID=14983861

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12840090A Expired - Lifetime JP2847566B2 (en) 1990-05-18 1990-05-18 Semiconductor processing equipment

Country Status (1)

Country Link
JP (1) JP2847566B2 (en)

Also Published As

Publication number Publication date
JP2847566B2 (en) 1999-01-20

Similar Documents

Publication Publication Date Title
JP3259091B2 (en) Development processing method
US6632281B2 (en) Substrate processing apparatus and substrate processing method
US6190063B1 (en) Developing method and apparatus
JP3587776B2 (en) Coating device and coating method
US7364626B2 (en) Substrate processing apparatus and substrate processing method
US7284917B2 (en) Coating and developing system and coating and developing method
US6673151B2 (en) Substrate processing apparatus
CN101615566B (en) Substrate processing apparatus
JP2002203781A (en) Substrate processing equipment
CN100594427C (en) Apparatus and method of forming an applied film
US7403260B2 (en) Coating and developing system
JP4410076B2 (en) Development processing equipment
JPH11260718A (en) Development processing method and development processing apparatus
KR101568050B1 (en) Substrate processing apparatus
JP3180209B2 (en) Developing device and developing method
JPH021113A (en) Resist treatment apparatus
KR101985754B1 (en) Air conditioner and apparatus for treating substrate the same
JP2003218015A (en) Substrate processing equipment
US8006636B2 (en) Substrate treatment apparatus
JPH0423420A (en) Semiconductor processing device
JP2001189266A (en) Substrate processing equipment
JP3588277B2 (en) Substrate development processing method
KR102534203B1 (en) substrate handling system
JP3465146B2 (en) Developing device
JP2002367899A (en) Development processing method

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071106

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101106

Year of fee payment: 12

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101106

Year of fee payment: 12