JPH0433126U - - Google Patents
Info
- Publication number
- JPH0433126U JPH0433126U JP7186290U JP7186290U JPH0433126U JP H0433126 U JPH0433126 U JP H0433126U JP 7186290 U JP7186290 U JP 7186290U JP 7186290 U JP7186290 U JP 7186290U JP H0433126 U JPH0433126 U JP H0433126U
- Authority
- JP
- Japan
- Prior art keywords
- processing unit
- central processing
- circuit
- reset
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Description
図面は本考案に関する保護回路の一実施例を示
し、第１図は回路構成を示すブロツク図、第２図
はタイミングチヤートである。
主要部分を示す図面の符号の説明、１……ウオ
ツチドツグ回路、２，４……インバータ、３，５
……アンド回路、６，９，１１，１３……入力端
子、７……電源オン・リセツト回路、８……バツ
クアツプ用電源回路、１０……バツクアツプ用信
号発生回路、１２……主電源回路。
The drawings show one embodiment of the protection circuit according to the present invention, FIG. 1 is a block diagram showing the circuit configuration, and FIG. 2 is a timing chart. Explanation of symbols in drawings showing main parts: 1... Watchdog circuit, 2, 4... Inverter, 3, 5
...AND circuit, 6,9,11,13...input terminal, 7...power-on/reset circuit, 8...backup power supply circuit, 10...backup signal generation circuit, 12...main power supply circuit.
Claims (1)
ト状態となると前記中央処理装置がリセツトされ
るとともに、前記メモリのバツクアツプ状態も解
除されるシステムにおいて、前記中央処理装置を
電源投入時にリセツトさせるリセツト回路と、前
記中央処理装置を電源解除時にバツクアツプする
バツクアツプ回路とを備えて構成されたことを特
徴とする保護回路。 In a system comprising a central processing unit having a memory, and in which the central processing unit is reset and the backup state of the memory is also released when the system enters a reset state, a reset circuit that resets the central processing unit when power is turned on; A protection circuit comprising: a backup circuit for backing up the central processing unit when power is turned off.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7186290U JPH0433126U (en) | 1990-07-05 | 1990-07-05 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7186290U JPH0433126U (en) | 1990-07-05 | 1990-07-05 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0433126U true JPH0433126U (en) | 1992-03-18 |
Family
ID=31609277
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7186290U Pending JPH0433126U (en) | 1990-07-05 | 1990-07-05 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0433126U (en) |
-
1990
- 1990-07-05 JP JP7186290U patent/JPH0433126U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02132355U (en) | ||
| JPS5928725U (en) | reset circuit | |
| JPS6133118U (en) | power control device | |
| JPH026323U (en) | ||
| JPH0292521U (en) | ||
| JPH022735U (en) | ||
| JPS6244348U (en) | ||
| JPH0250758U (en) | ||
| JPS62179638U (en) | ||
| JPS62169831U (en) | ||
| JPH0255316U (en) | ||
| JPS6331429U (en) | ||
| JPH022730U (en) | ||
| JPS61603U (en) | programmable controller | |
| JPH0397746U (en) | ||
| JPS63139647U (en) | ||
| JPH0321121U (en) | ||
| JPS6440244U (en) | ||
| JPS59108928U (en) | Malfunction prevention circuit for electronic circuit systems | |
| JPS62138228U (en) | ||
| JPS62121654U (en) | ||
| JPS6010333U (en) | Memory backup circuit | |
| JPH0187401U (en) | ||
| JPH0350247U (en) | ||
| JPH0289556U (en) |